JPS56118139A - Processor for sampling data - Google Patents
Processor for sampling dataInfo
- Publication number
- JPS56118139A JPS56118139A JP2242980A JP2242980A JPS56118139A JP S56118139 A JPS56118139 A JP S56118139A JP 2242980 A JP2242980 A JP 2242980A JP 2242980 A JP2242980 A JP 2242980A JP S56118139 A JPS56118139 A JP S56118139A
- Authority
- JP
- Japan
- Prior art keywords
- sample
- data
- stored
- cpu
- dma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Control By Computers (AREA)
Abstract
PURPOSE:To obtain processing time margin of CPU, by DMA of m-sample at a bundle in the storage of m-sample's share to the first-in/first-out (FIFO) register. CONSTITUTION:Data 1-n every sampling period DELTAt from an A/D converter 4 are stored in an FIFO register 6, this processing is made continuously in m-times, and data for m-sample is stored in the FIFO register 6, where (m) is suitably determined with the sampling speed and the processing speed at CPU side. After the data for m sample's share is stored in the FIFO register 6, the said m-sample data are in DMA operation in the memory 7 with the control 5. Thus, DMA can be made once in m+DELTAt, allowing to obtain sufficient processing time margin for CPU.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2242980A JPS56118139A (en) | 1980-02-25 | 1980-02-25 | Processor for sampling data |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2242980A JPS56118139A (en) | 1980-02-25 | 1980-02-25 | Processor for sampling data |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56118139A true JPS56118139A (en) | 1981-09-17 |
Family
ID=12082441
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2242980A Pending JPS56118139A (en) | 1980-02-25 | 1980-02-25 | Processor for sampling data |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56118139A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63262716A (en) * | 1987-04-20 | 1988-10-31 | Yokogawa Electric Corp | Analog input device |
JPH01167674U (en) * | 1988-05-18 | 1989-11-24 | ||
JP2010133753A (en) * | 2008-12-03 | 2010-06-17 | Yokogawa Electric Corp | Waveform measuring device |
JP2012134717A (en) * | 2010-12-21 | 2012-07-12 | Renesas Electronics Corp | Semiconductor device |
-
1980
- 1980-02-25 JP JP2242980A patent/JPS56118139A/en active Pending
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63262716A (en) * | 1987-04-20 | 1988-10-31 | Yokogawa Electric Corp | Analog input device |
JPH01167674U (en) * | 1988-05-18 | 1989-11-24 | ||
JP2010133753A (en) * | 2008-12-03 | 2010-06-17 | Yokogawa Electric Corp | Waveform measuring device |
JP2012134717A (en) * | 2010-12-21 | 2012-07-12 | Renesas Electronics Corp | Semiconductor device |
US9094037B2 (en) | 2010-12-21 | 2015-07-28 | Renesas Electronics Corporation | Semiconductor device |
US9286250B2 (en) | 2010-12-21 | 2016-03-15 | Renesas Electronics Corporation | Semiconductor device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5493926A (en) | Data processing system having cache storage first input first output *fifo* queue function | |
JPS5474651A (en) | Stack control system | |
JPS5387640A (en) | Data processing unit | |
JPS5398753A (en) | Interrupt processing system | |
JPS5797133A (en) | Control system of data transfer | |
JPS56118139A (en) | Processor for sampling data | |
JPS54146555A (en) | Data transfer system between processors | |
JPS5363833A (en) | Cyclic buffer receiving system | |
JPS5489456A (en) | Buffer open control processing method | |
JPS56135261A (en) | Interprocessor information transfer system | |
JPS5679303A (en) | Sequence controller | |
JPS5424553A (en) | Control system for data transfer | |
JPS5388545A (en) | Processing system for vector order | |
JPS5394836A (en) | Data process system | |
JPS52106642A (en) | Data transfer unit | |
JPS57186283A (en) | Artificial speed-up system of low-speed memory | |
JPS6423329A (en) | Data processor | |
JPS56105520A (en) | Data transfer control unit | |
JPS5387630A (en) | Information processing unit | |
JPS5624626A (en) | Data processing system | |
JPS54159956A (en) | Elevator trouble detection | |
JPS52119831A (en) | Received data taken-in system | |
JPS5723173A (en) | Data processing system for dynamic programming calculation | |
JPS54128604A (en) | Line contol system | |
JPS57121748A (en) | Transfer control system |