JPS54128604A - Line contol system - Google Patents

Line contol system

Info

Publication number
JPS54128604A
JPS54128604A JP3646078A JP3646078A JPS54128604A JP S54128604 A JPS54128604 A JP S54128604A JP 3646078 A JP3646078 A JP 3646078A JP 3646078 A JP3646078 A JP 3646078A JP S54128604 A JPS54128604 A JP S54128604A
Authority
JP
Japan
Prior art keywords
transmission
reception
reception timing
time sharing
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3646078A
Other languages
Japanese (ja)
Other versions
JPS5719905B2 (en
Inventor
Akito Hiwatari
Akio Hanazawa
Akio Munakata
Fumio Hosono
Taiho Higuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3646078A priority Critical patent/JPS54128604A/en
Publication of JPS54128604A publication Critical patent/JPS54128604A/en
Publication of JPS5719905B2 publication Critical patent/JPS5719905B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE: To enable to make stable operation even with the possibilities of waveform for the reception of the timing signal of transmission and reception timing signal, by simplifying the circuit constitution at the line adaptor side, with the time sharing control of concentrating the control of the transmission and reception timing.
CONSTITUTION: The register RDBUF which samples the polarity of the reception data samples the transmission timing signal ST and reception timing signal RT of a plurality of lines in time sharing manner, and holds the output only during the sampling period at the memory unit 1 corresponding to each line. Further, based on the value sampled in the register RDBUF and the content of the memory unit 1, the processing timing of the transmission and reception timing of a plurality of lines is formed in time sharing manner. That is, the control of the transmission and reception timing is centralized and the time sharing control is made, allowing to simplify the circuit constitution of the line adaptor and to operate the reception of the transmission and reception timing even with the possibility of the distrotion of waveform.
COPYRIGHT: (C)1979,JPO&Japio
JP3646078A 1978-03-29 1978-03-29 Line contol system Granted JPS54128604A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3646078A JPS54128604A (en) 1978-03-29 1978-03-29 Line contol system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3646078A JPS54128604A (en) 1978-03-29 1978-03-29 Line contol system

Publications (2)

Publication Number Publication Date
JPS54128604A true JPS54128604A (en) 1979-10-05
JPS5719905B2 JPS5719905B2 (en) 1982-04-24

Family

ID=12470422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3646078A Granted JPS54128604A (en) 1978-03-29 1978-03-29 Line contol system

Country Status (1)

Country Link
JP (1) JPS54128604A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS574638A (en) * 1980-06-12 1982-01-11 Fuji Facom Corp Receiving system of serial data

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS574638A (en) * 1980-06-12 1982-01-11 Fuji Facom Corp Receiving system of serial data

Also Published As

Publication number Publication date
JPS5719905B2 (en) 1982-04-24

Similar Documents

Publication Publication Date Title
JPS6474615A (en) Data input/output circuit
JPS54128604A (en) Line contol system
JPS5525176A (en) Memory unit control system
JPS55149553A (en) Specific pulse inserting and removing circuit in data transmission system
JPS5544649A (en) Input control unit
JPS54152820A (en) Data processor
JPS5247334A (en) Memory control system
JPS5419615A (en) Control system for input and output unit
JPS5541037A (en) Data sampling system of video display unit
JPS52141163A (en) Sample hold circuit
JPS5528125A (en) Input and output control unit
JPS57207936A (en) Address setting circuit
JPS6486271A (en) Accumulator
JPS5433645A (en) Signal control unit
JPS5312227A (en) Signal processing system
JPS57150036A (en) Method and circuit for selection of specific sequence data
JPS5423438A (en) Terminal connection system
JPS5635066A (en) Measuring unit of high speed fourier conversion
JPS6468799A (en) Effect adder
JPS54133849A (en) Data transfer control system
JPS57101926A (en) Data transferring circuit
JPS5421248A (en) Companding system of delta-modulation data
JPS5372540A (en) Interface circuit
JPS55161463A (en) Destination mark read system
JPS5694430A (en) Data gathering circuit for laboratory automation system