JPS5539488A - Receiving device - Google Patents

Receiving device

Info

Publication number
JPS5539488A
JPS5539488A JP14806678A JP14806678A JPS5539488A JP S5539488 A JPS5539488 A JP S5539488A JP 14806678 A JP14806678 A JP 14806678A JP 14806678 A JP14806678 A JP 14806678A JP S5539488 A JPS5539488 A JP S5539488A
Authority
JP
Japan
Prior art keywords
contents
divider
control
counter
varied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14806678A
Other languages
Japanese (ja)
Other versions
JPS5721892B2 (en
Inventor
Osamu Hamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP14806678A priority Critical patent/JPS5539488A/en
Publication of JPS5539488A publication Critical patent/JPS5539488A/en
Publication of JPS5721892B2 publication Critical patent/JPS5721892B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Superheterodyne Receivers (AREA)

Abstract

PURPOSE: To ensure the reception over a wide range of frequency band by varying the division ratio of the divider of the receiving device incorporating the PLL circuit, altering the contents of the channel selection counter for memorization into the memory and then reading out the contents of the memory in sequence and via the control of the control part.
CONSTITUTION: Channel selection counter 14 is provided to count the output of the channel selection pulse generation circuit, along with 1/N divider 9 whose division ratio N is controlled by counter 14 plus phase frequency comparator 10 which gives a comparison to the output phase between divider 9 and reference oscillator 11. Thus the PLL circuit is formed to give the control to the frequency of the local oscillator of front end 1. Then the contents of counter 14 is varied by the control of control part CTL. Based on this varied contents, division ratio N of divider 9 is varied to then detect the receivable broadcast station via muting circuit 4 and the like. With this detection output, the receivable station is memorized in memories 49N and 49P. After this, the contents of these memories are read out in sequence through part CTL to realize reception in sequence for the receivable broadcast stations.
COPYRIGHT: (C)1980,JPO&Japio
JP14806678A 1978-11-29 1978-11-29 Receiving device Granted JPS5539488A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14806678A JPS5539488A (en) 1978-11-29 1978-11-29 Receiving device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14806678A JPS5539488A (en) 1978-11-29 1978-11-29 Receiving device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP9605671A Division JPS555729B2 (en) 1971-11-29 1971-11-29

Publications (2)

Publication Number Publication Date
JPS5539488A true JPS5539488A (en) 1980-03-19
JPS5721892B2 JPS5721892B2 (en) 1982-05-10

Family

ID=15444429

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14806678A Granted JPS5539488A (en) 1978-11-29 1978-11-29 Receiving device

Country Status (1)

Country Link
JP (1) JPS5539488A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0194169U (en) * 1987-12-15 1989-06-21

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5129368A (en) * 1974-09-05 1976-03-12 Daikin Ind Ltd

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5129368A (en) * 1974-09-05 1976-03-12 Daikin Ind Ltd

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0194169U (en) * 1987-12-15 1989-06-21

Also Published As

Publication number Publication date
JPS5721892B2 (en) 1982-05-10

Similar Documents

Publication Publication Date Title
JPS5350908A (en) Broadcast receiving memory unit
JPS55136982A (en) Radio-equipped electronic watch
JPS5580928A (en) Channel selection device
JPS53130911A (en) Pll synthesizer
JPS5539488A (en) Receiving device
JPS5539486A (en) Receiving device
JPS5539487A (en) Receiving device
JPS5336139A (en) Television receiver set
JPS5613834A (en) Synthesizer tuner
JPS55151813A (en) Channel selector
JPS5353949A (en) Frequency discriminator
JPS54131809A (en) Synthesizer receiver
JPS5451401A (en) Automatic preset unit
JPS5378725A (en) Process circuit for color video signal
JPS5668035A (en) Channel selector
JPS5275211A (en) Delta tune circuit
JPS55147032A (en) Receiver providing preset channel selection unit
JPS55669A (en) Receiving device
JPS55104142A (en) Receiver with clocking function
JPS5312672A (en) Digital detector for rotational frequency
JPS561630A (en) Broadcast receiver
JPS535901A (en) Driving device of tuning indication meter
JPS5557109A (en) Phase demodulator circuit for ultrasonic detection system vortex flowmeter
JPS54157417A (en) Channel selecting device containig automatic station searching function
JPS52102625A (en) Tv receiver