JPS5517896A - Dynamic memory storage sub system - Google Patents
Dynamic memory storage sub systemInfo
- Publication number
- JPS5517896A JPS5517896A JP8085579A JP8085579A JPS5517896A JP S5517896 A JPS5517896 A JP S5517896A JP 8085579 A JP8085579 A JP 8085579A JP 8085579 A JP8085579 A JP 8085579A JP S5517896 A JPS5517896 A JP S5517896A
- Authority
- JP
- Japan
- Prior art keywords
- memory storage
- dynamic memory
- storage sub
- sub system
- dynamic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40603—Arbitration, priority and concurrent access to memory cells for read/write or refresh operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1636—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using refresh
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/926,480 US4185323A (en) | 1978-07-20 | 1978-07-20 | Dynamic memory system which includes apparatus for performing refresh operations in parallel with normal memory operations |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5517896A true JPS5517896A (en) | 1980-02-07 |
Family
ID=25453264
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8085579A Pending JPS5517896A (en) | 1978-07-20 | 1979-06-28 | Dynamic memory storage sub system |
Country Status (7)
Country | Link |
---|---|
US (1) | US4185323A (ja) |
JP (1) | JPS5517896A (ja) |
AU (1) | AU530887B2 (ja) |
CA (1) | CA1132717A (ja) |
DE (1) | DE2928488A1 (ja) |
FR (1) | FR2431749A1 (ja) |
GB (1) | GB2026218B (ja) |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4249247A (en) * | 1979-01-08 | 1981-02-03 | Ncr Corporation | Refresh system for dynamic RAM memory |
US4302735A (en) * | 1979-05-07 | 1981-11-24 | Honeywell Information Systems Inc. | Delay line compensation network |
FR2474227A1 (fr) * | 1980-01-17 | 1981-07-24 | Cii Honeywell Bull | Procede de rafraichissement pour banc de memoire a circuit " mos " et sequenceur correspondant |
US4369510A (en) * | 1980-07-25 | 1983-01-18 | Honeywell Information Systems Inc. | Soft error rewrite control system |
US4556952A (en) | 1981-08-12 | 1985-12-03 | International Business Machines Corporation | Refresh circuit for dynamic memory of a data processor employing a direct memory access controller |
US4432055A (en) * | 1981-09-29 | 1984-02-14 | Honeywell Information Systems Inc. | Sequential word aligned addressing apparatus |
US4558429A (en) * | 1981-12-17 | 1985-12-10 | Honeywell Information Systems Inc. | Pause apparatus for a memory controller with interleaved queuing apparatus |
US4594656A (en) * | 1982-06-14 | 1986-06-10 | Moffett Richard C | Memory refresh apparatus |
US4723204A (en) * | 1982-07-07 | 1988-02-02 | Gte Automatic Electric Incorporated | Dynamic RAM refresh circuit |
JPS59140694A (ja) * | 1983-01-31 | 1984-08-13 | Sharp Corp | ダイナミツクramのリフレツシユ方法 |
US4621320A (en) * | 1983-10-24 | 1986-11-04 | Sperry Corporation | Multi-user read-ahead memory |
US4625296A (en) * | 1984-01-17 | 1986-11-25 | The Perkin-Elmer Corporation | Memory refresh circuit with varying system transparency |
US4725987A (en) * | 1985-10-23 | 1988-02-16 | Eastman Kodak Company | Architecture for a fast frame store using dynamic RAMS |
US4700330A (en) * | 1985-10-30 | 1987-10-13 | Digital Equipment Corporation | Memory for a digital data processing system including circuit for controlling refresh operations during power-up and power-down conditions |
US4933908A (en) * | 1988-10-28 | 1990-06-12 | Unisys Corporation | Fault detection in memory refreshing system |
US5758148A (en) * | 1989-03-10 | 1998-05-26 | Board Of Regents, The University Of Texas System | System and method for searching a data base using a content-searchable memory |
US4989180A (en) * | 1989-03-10 | 1991-01-29 | Board Of Regents, The University Of Texas System | Dynamic memory with logic-in-refresh |
US5777608A (en) * | 1989-03-10 | 1998-07-07 | Board Of Regents, The University Of Texas System | Apparatus and method for in-parallel scan-line graphics rendering using content-searchable memories |
DE69127518T2 (de) * | 1990-06-19 | 1998-04-02 | Dell Usa Lp | Digitalrechner, der eine Anlage für das aufeinanderfolgende Auffrischen einer erweiterbaren dynamischen RAM-Speicherschaltung hat |
US5265231A (en) * | 1991-02-08 | 1993-11-23 | Thinking Machines Corporation | Refresh control arrangement and a method for refreshing a plurality of random access memory banks in a memory system |
US5465339A (en) * | 1991-02-27 | 1995-11-07 | Vlsi Technology, Inc. | Decoupled refresh on local and system busses in a PC/at or similar microprocessor environment |
GB2265035B (en) * | 1992-03-12 | 1995-11-22 | Apple Computer | Method and apparatus for improved dram refresh operations |
KR950006332B1 (ko) * | 1992-11-19 | 1995-06-14 | 삼성전자주식회사 | 메모리 데이터의 고속 억세스 회로 |
JPH08129882A (ja) * | 1994-10-31 | 1996-05-21 | Mitsubishi Electric Corp | 半導体記憶装置 |
US6148034A (en) * | 1996-12-05 | 2000-11-14 | Linden Technology Limited | Apparatus and method for determining video encoding motion compensation vectors |
US6005818A (en) * | 1998-01-20 | 1999-12-21 | Stmicroelectronics, Inc. | Dynamic random access memory device with a latching mechanism that permits hidden refresh operations |
US6118719A (en) * | 1998-05-20 | 2000-09-12 | International Business Machines Corporation | Self-initiated self-refresh mode for memory modules |
US6812762B2 (en) * | 2001-09-07 | 2004-11-02 | Freescale Semiconductor, Inc. | Fast mono-cycle generating circuit using full rail swing logic circuits |
JP3964841B2 (ja) * | 2003-08-29 | 2007-08-22 | 株式会社東芝 | 半導体集積回路装置 |
US9911485B2 (en) * | 2013-11-11 | 2018-03-06 | Qualcomm Incorporated | Method and apparatus for refreshing a memory cell |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3737879A (en) * | 1972-01-05 | 1973-06-05 | Mos Technology Inc | Self-refreshing memory |
US3790961A (en) * | 1972-06-09 | 1974-02-05 | Advanced Memory Syst Inc | Random access dynamic semiconductor memory system |
DE2247835C3 (de) * | 1972-09-29 | 1978-10-05 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zum Regenerieren der Speicherinhalte von MOS-Speichern und MOS-Speicher zur Durchführung dieses Verfahrens |
US3846765A (en) * | 1973-02-14 | 1974-11-05 | Monolithic Syst Corp | Dynamic cell semiconductor memory with interlace refresh |
US4028675A (en) * | 1973-05-14 | 1977-06-07 | Hewlett-Packard Company | Method and apparatus for refreshing semiconductor memories in multi-port and multi-module memory system |
IT1041882B (it) * | 1975-08-20 | 1980-01-10 | Honeywell Inf Systems | Memoria dinamica a semiconduttori e relativo sistema di recarica |
-
1978
- 1978-07-20 US US05/926,480 patent/US4185323A/en not_active Expired - Lifetime
-
1979
- 1979-04-30 CA CA326,657A patent/CA1132717A/en not_active Expired
- 1979-06-28 JP JP8085579A patent/JPS5517896A/ja active Pending
- 1979-07-10 AU AU48817/79A patent/AU530887B2/en not_active Ceased
- 1979-07-14 DE DE19792928488 patent/DE2928488A1/de not_active Withdrawn
- 1979-07-16 GB GB7924646A patent/GB2026218B/en not_active Expired
- 1979-07-18 FR FR7918616A patent/FR2431749A1/fr not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
AU530887B2 (en) | 1983-08-04 |
GB2026218A (en) | 1980-01-30 |
GB2026218B (en) | 1983-01-19 |
AU4881779A (en) | 1980-01-24 |
DE2928488A1 (de) | 1980-01-31 |
CA1132717A (en) | 1982-09-28 |
US4185323A (en) | 1980-01-22 |
FR2431749A1 (fr) | 1980-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5517896A (en) | Dynamic memory storage sub system | |
DE2967321D1 (en) | High density memory system | |
GB2043999A (en) | Dynamic random access memory | |
GB2018076B (en) | Memory sense amplifier | |
JPS558696A (en) | Nonnvolatile memory | |
GB2024474B (en) | On-chip refresh for dynamic memory | |
AU531591B2 (en) | Self checking dynamic memory system | |
JPS54124941A (en) | Memory system | |
GB2047926B (en) | Memory access system | |
JPS5552274A (en) | Nonnvolatile memory | |
JPS5525895A (en) | Memory system | |
GB2022355B (en) | Special effects memory system | |
JPS5587385A (en) | Memory cell | |
JPS5589968A (en) | Memory system | |
GB2024475B (en) | Memory access controller | |
GB2107544B (en) | Dynamic randum access memory | |
GB2016772A (en) | Data storage | |
DE2965000D1 (en) | Dynamic semiconductor memory | |
JPS54132136A (en) | Memory system | |
AU522024B2 (en) | Memory system | |
JPS5580874A (en) | Storage hierarchy system | |
JPS54114367A (en) | Storage bed | |
JPS5577087A (en) | Memory unit | |
GB2037039B (en) | Cache memory system | |
GB2056132B (en) | Memory system |