JPS5495128A - Memory control system - Google Patents

Memory control system

Info

Publication number
JPS5495128A
JPS5495128A JP185278A JP185278A JPS5495128A JP S5495128 A JPS5495128 A JP S5495128A JP 185278 A JP185278 A JP 185278A JP 185278 A JP185278 A JP 185278A JP S5495128 A JPS5495128 A JP S5495128A
Authority
JP
Japan
Prior art keywords
address
update
designation
memory
case
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP185278A
Other languages
Japanese (ja)
Other versions
JPS6029134B2 (en
Inventor
Satoshi Inoue
Ryuzo Yamamoto
Tatsuo Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP185278A priority Critical patent/JPS6029134B2/en
Publication of JPS5495128A publication Critical patent/JPS5495128A/en
Publication of JPS6029134B2 publication Critical patent/JPS6029134B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To make it possible to facilitate control with obtaining an addressing identity by using an address, which is the final one before update in case that update was performed by designation, to read data of a memory part.
CONSTITUTION: In main memory unit MMV, plural data which have addresses of main memory part MM in address part ADR and are provided with sub-memory part SUBM are read out. In this case, when the same address in sub-memory address part SMAD of address part ADR is continuously designated, the output of address part SMAD is counted up successively from the same address; and when the address designation is changed from one address to another address, the update from one address to another address is executed. Then, an address which is the final one before update in case that update was performed by designation is used to read data of memory part SUMB. As a result, addressing identity is obtained, so that control can be facilitated.
COPYRIGHT: (C)1979,JPO&Japio
JP185278A 1978-01-13 1978-01-13 Storage device control method Expired JPS6029134B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP185278A JPS6029134B2 (en) 1978-01-13 1978-01-13 Storage device control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP185278A JPS6029134B2 (en) 1978-01-13 1978-01-13 Storage device control method

Publications (2)

Publication Number Publication Date
JPS5495128A true JPS5495128A (en) 1979-07-27
JPS6029134B2 JPS6029134B2 (en) 1985-07-09

Family

ID=11513070

Family Applications (1)

Application Number Title Priority Date Filing Date
JP185278A Expired JPS6029134B2 (en) 1978-01-13 1978-01-13 Storage device control method

Country Status (1)

Country Link
JP (1) JPS6029134B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5824954A (en) * 1981-08-06 1983-02-15 Fujitsu Ltd Address controlling system
JPS59223880A (en) * 1983-06-03 1984-12-15 Hitachi Ltd Picture input device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5824954A (en) * 1981-08-06 1983-02-15 Fujitsu Ltd Address controlling system
JPH0223892B2 (en) * 1981-08-06 1990-05-25 Fujitsu Ltd
JPS59223880A (en) * 1983-06-03 1984-12-15 Hitachi Ltd Picture input device
JPH059832B2 (en) * 1983-06-03 1993-02-08 Hitachi Seisakusho Kk

Also Published As

Publication number Publication date
JPS6029134B2 (en) 1985-07-09

Similar Documents

Publication Publication Date Title
JPS5495128A (en) Memory control system
JPS55124830A (en) Input and output control system
JPS54107643A (en) Operation control method and unit executing structured program
JPS545343A (en) Micro program processing system
JPS53139939A (en) Memory addressing method
JPS5424547A (en) Control system for memory extension
JPS5561866A (en) Memory designation system
JPS54157447A (en) Automatic control unit
JPS51134531A (en) Memory addressing system of the machine with microprocessor
JPS5580895A (en) Memory system
JPS5267931A (en) Control system for multi-processor system
JPS5320825A (en) Memory control system
JPS53134332A (en) Control system referencing memory unit
JPS5264837A (en) Memory information transfer control system
JPS5537656A (en) Microprogram control system
JPS54107636A (en) Address selection method for memory unit
JPS5248446A (en) Micro diagnosis system
JPS52110537A (en) Multiple data processing system
JPS5537638A (en) Information processor
JPS55103660A (en) Data processing unit
JPS5652455A (en) Memory system
JPS5439541A (en) Data processor
JPS51141542A (en) Method of segmentation
JPS54161859A (en) Program indexing system
JPS5378745A (en) Composing system of control memory