JPS5487160A - Logic circuit - Google Patents
Logic circuitInfo
- Publication number
- JPS5487160A JPS5487160A JP15525577A JP15525577A JPS5487160A JP S5487160 A JPS5487160 A JP S5487160A JP 15525577 A JP15525577 A JP 15525577A JP 15525577 A JP15525577 A JP 15525577A JP S5487160 A JPS5487160 A JP S5487160A
- Authority
- JP
- Japan
- Prior art keywords
- current
- trq3
- circuit
- trq4
- inputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To establish the logic circuit in which no leakage current is present when the output logical value is 0 and it is not subject to the effect of load impedance, by operating one of two transistors coupled each other as current mirror. CONSTITUTION:The AND circuit is condituted with a plurality, e.g., two NPN transistors TRQ1 and Q2 and two PNP transistors TRQ3 and Q4 different in the polarity and connecting the power supply V(positive potential) to the emitters. In this case, only when two inputs I1 and I2 are logically 1, current flows to TRQ3, and the current nearly equal to the current of TRQ3 flows to TRQ4 with the current mirror of TRQ4. Accordingly, even if the load impedance is changed, the current flowing to it is constant. Further, among the inputs, if either one had not logical 1, the output logic is 0 and no leakage current through the load Z is caused. Further, by connecting the collector and emitter of TRQ1 and Q2 parallelly, the OR circuit can be obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15525577A JPS5487160A (en) | 1977-12-23 | 1977-12-23 | Logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15525577A JPS5487160A (en) | 1977-12-23 | 1977-12-23 | Logic circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5487160A true JPS5487160A (en) | 1979-07-11 |
Family
ID=15601914
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15525577A Pending JPS5487160A (en) | 1977-12-23 | 1977-12-23 | Logic circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5487160A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5883838U (en) * | 1981-11-30 | 1983-06-07 | 日本電気ホームエレクトロニクス株式会社 | gate control circuit |
JPS6231219A (en) * | 1985-08-02 | 1987-02-10 | Nec Corp | Logic circuit |
JPH0372715A (en) * | 1989-05-26 | 1991-03-27 | Nec Corp | Current mirror type level convertor circuit |
-
1977
- 1977-12-23 JP JP15525577A patent/JPS5487160A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5883838U (en) * | 1981-11-30 | 1983-06-07 | 日本電気ホームエレクトロニクス株式会社 | gate control circuit |
JPS6231219A (en) * | 1985-08-02 | 1987-02-10 | Nec Corp | Logic circuit |
JPH0372715A (en) * | 1989-05-26 | 1991-03-27 | Nec Corp | Current mirror type level convertor circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0321028A3 (en) | Emitter-coupled logic circuit with three-state capability | |
JPS5487160A (en) | Logic circuit | |
GB1429847A (en) | Logic circuit | |
US2892100A (en) | Power transistor switching circuits | |
ES8200197A1 (en) | Basic integrated transistor logic circuit and logic circuit using such a basic circuit. | |
JPS55107312A (en) | Current mirror circuit | |
JPS561769A (en) | Constant current circuit | |
JPS5617515A (en) | Flip-flop circuit | |
JPS5625831A (en) | Logic circuit | |
JPS56745A (en) | Transistor logic circuit | |
JPS5526790A (en) | Emitter follower circuit | |
SU1637003A1 (en) | Pulse driver | |
SU1660135A1 (en) | Flip-flop | |
JPS5637729A (en) | Analog multiplexer | |
JPS5469935A (en) | Level converter circuit | |
JPS56123128A (en) | Logic circuit | |
JPS555575A (en) | Logic circuit | |
JPS5462766A (en) | Logic circuit of current change-over type | |
JPS5671312A (en) | Current miller circuit | |
JPS5616225A (en) | Input selection circuit for microcomputer | |
GB882172A (en) | Improvements in transistor circuit arrangements | |
JPS56727A (en) | Electric power amplifying circuit | |
JPS5586223A (en) | Logic circuit | |
JPS5769932A (en) | Current switching type logical circuit | |
JPS54105441A (en) | Exclusive-logical sum circuit |