JPS52147036A - Operation control system - Google Patents
Operation control systemInfo
- Publication number
- JPS52147036A JPS52147036A JP6495276A JP6495276A JPS52147036A JP S52147036 A JPS52147036 A JP S52147036A JP 6495276 A JP6495276 A JP 6495276A JP 6495276 A JP6495276 A JP 6495276A JP S52147036 A JPS52147036 A JP S52147036A
- Authority
- JP
- Japan
- Prior art keywords
- control system
- operation control
- register
- arithmetic register
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: The subtracter which executes operation subtracting 1 from the least significant digit Z0 of arithmetic register is provided apart from the adder which adds the contents of display register and arithmetic register and these subtraction and addition are executed in the same word time, so that it is possible to shorten the operation time.
COPYRIGHT: (C)1977,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6495276A JPS52147036A (en) | 1976-05-31 | 1976-05-31 | Operation control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6495276A JPS52147036A (en) | 1976-05-31 | 1976-05-31 | Operation control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS52147036A true JPS52147036A (en) | 1977-12-07 |
Family
ID=13272873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6495276A Pending JPS52147036A (en) | 1976-05-31 | 1976-05-31 | Operation control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS52147036A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60205747A (en) * | 1984-03-30 | 1985-10-17 | Toshiba Corp | Decimal multiplier |
-
1976
- 1976-05-31 JP JP6495276A patent/JPS52147036A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60205747A (en) * | 1984-03-30 | 1985-10-17 | Toshiba Corp | Decimal multiplier |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5621240A (en) | Information processor | |
JPS5220735A (en) | Microprogram controlled computer system | |
JPS5378742A (en) | Multiplication control system | |
JPS52147036A (en) | Operation control system | |
JPS52147037A (en) | Operation control system | |
JPS53112627A (en) | Division control system | |
JPS52100945A (en) | Multiplication system | |
JPS52144936A (en) | Decimal system division system | |
JPS53103335A (en) | Logic arithmetic circuit | |
JPS5333547A (en) | Arithmetic logical unit | |
JPS5421229A (en) | Data fetch system | |
JPS5582352A (en) | Multiplication and division operation system | |
JPS54132144A (en) | Multiple process system | |
JPS5785162A (en) | Picture memory access control system | |
JPS522134A (en) | Arithmetic system | |
JPS5588137A (en) | Factorial processing system | |
JPS5416148A (en) | Electronic desk calculator | |
JPS5248435A (en) | Key input unit | |
JPS54159832A (en) | Adder and subtractor for numbers different in data length | |
JPS53135531A (en) | Data processor | |
JPS5729149A (en) | Decimal arithmetic system | |
JPS51134528A (en) | Unnecessary zero erasing system | |
JPS5347243A (en) | Logarithmic arithmetic unit | |
JPS525229A (en) | Arithmetic device | |
JPS5273645A (en) | Control unit |