JPH11354309A - Method for finely adjusting resistance of shunt resistor - Google Patents
Method for finely adjusting resistance of shunt resistorInfo
- Publication number
- JPH11354309A JPH11354309A JP10179726A JP17972698A JPH11354309A JP H11354309 A JPH11354309 A JP H11354309A JP 10179726 A JP10179726 A JP 10179726A JP 17972698 A JP17972698 A JP 17972698A JP H11354309 A JPH11354309 A JP H11354309A
- Authority
- JP
- Japan
- Prior art keywords
- shunt resistor
- resistance
- resistor
- slit
- slits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Apparatuses And Processes For Manufacturing Resistors (AREA)
- Non-Adjustable Resistors (AREA)
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は,シャント抵抗の抵
抗値の微調整方法に関するものである。The present invention relates to a method for finely adjusting the resistance value of a shunt resistor.
【0002】[0002]
【従来の技術】モータコントロール,充電器,めっき用
電源,溶接機などの電源装置は,商用交流をダイオード
により整流し,この整流した直流をトランジスタ等のス
イッチング素子により高周波変換し,この高周波交流を
変圧器により変圧する電源装置が採用され,小型化され
ている。さらに,近年これら電源装置には,複数個のダ
イオード,トランジスタ等の電源用半導体チップを1つ
の金属ベース上に絶縁させて搭載する電力用半導体モジ
ュールが採用されている。尚,電力用半導体モジュール
には,トランジスタ等のスイッチング素子を制御する制
御装置も搭載されている。2. Description of the Related Art A power supply device such as a motor control, a charger, a plating power supply, and a welding machine rectifies a commercial AC by a diode, converts the rectified DC to a high frequency by a switching element such as a transistor, and converts the high-frequency AC. A power supply device that transforms the voltage with a transformer is adopted and the size is reduced. Further, in recent years, these power supply devices employ a power semiconductor module in which a plurality of power supply semiconductor chips such as diodes and transistors are mounted on one metal base in an insulated manner. The power semiconductor module is also equipped with a control device for controlling a switching element such as a transistor.
【0003】さらに,この種の電源装置は,電力用半導
体チップの保護,又は制御用にシャント抵抗が用いられ
る。Further, in this type of power supply device, a shunt resistor is used for protecting or controlling a power semiconductor chip.
【0004】[0004]
【発明が解決しようとする課題】これらの電源装置は,
負荷容量に応じて各種必要であり,シャント抵抗も負荷
容量に応じて各種必要であった。また,シャント抵抗を
電力用半導体モジュール内に搭載する場合には,シャン
ト抵抗を大きくすることができなかった。SUMMARY OF THE INVENTION These power supplies are:
Various types were required according to the load capacity, and various shunt resistances were also required according to the load capacity. Further, when the shunt resistor is mounted in the power semiconductor module, the shunt resistance cannot be increased.
【0005】[0005]
【課題を解決するための手段】本発明のシャント抵抗の
抵抗値の微調整方法は,金属板を金型により幅1〜1.
5mmのスリットを1個以上有するシャント抵抗に打ち
抜き加工し,シャント抵抗の抵抗値を小さくする場合,
上記スリットに半田が埋められ,シャント抵抗の抵抗値
を大きくする場合,側端部とスリット間又は,スリット
相互間の抵抗形成部が切断工具により切断される。According to the present invention, there is provided a method for finely adjusting the resistance value of a shunt resistor.
When punching into a shunt resistor having one or more 5 mm slits to reduce the resistance of the shunt resistor,
When solder is buried in the slit and the resistance value of the shunt resistor is increased, the resistance forming portion between the side end and the slit or between the slits is cut by a cutting tool.
【0006】すなわち,スリットに半田が埋められる
と,半田が抵抗形成部と並列接続され,抵抗値が低下す
る。また,抵抗形成部を切断することにより抵抗値が大
きくなる。これにより,シャント抵抗の抵抗値を微調整
することが可能となる。That is, when the solder is buried in the slit, the solder is connected in parallel with the resistance forming portion, and the resistance value decreases. In addition, cutting the resistance forming portion increases the resistance value. Thereby, the resistance value of the shunt resistor can be finely adjusted.
【0007】[0007]
【発明の実施の形態】本発明をその一実施例を示した図
1に基づき説明する。1はシャント抵抗であり,例えば
0.1〜0.5mm厚のニッケル銀合金あるいはマンガ
ン等の金属板を金型で幅が3〜10mmの板に打ち抜き
加工される。この打ち抜き加工時,天部2に幅が1〜
1.5mmで長さが5〜10mmのスリット4a,4
b,4c,4d,4eを得ると共に,端部を折り曲げて
高さが3〜10mmの取り付け部3を形成して,1mΩ
ないし40mΩ程度のシャント抵抗を得る。DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described with reference to FIG. Reference numeral 1 denotes a shunt resistor, which is formed by stamping a metal plate of nickel silver alloy or manganese having a thickness of 0.1 to 0.5 mm into a plate having a width of 3 to 10 mm using a mold. During this punching process, the top 2 has a width of 1 to
Slits 4a, 4 1.5mm long and 5-10mm long
b, 4c, 4d, 4e are obtained, and the end is bent to form a mounting portion 3 having a height of 3 to 10 mm, and 1 mΩ
A shunt resistance of about 40 mΩ is obtained.
【0008】このようにして形成されたシャント抵抗
は,電力用半導体モジュール等の電源装置に搭載され,
電力用半導体素子の保護又は制御用に用いられる。The shunt resistor thus formed is mounted on a power supply device such as a power semiconductor module.
It is used for protection or control of power semiconductor elements.
【0009】今,シャント抵抗が電力用半導体モジュー
ルに搭載され,シャント抵抗の抵抗値が小さいものを要
求するときには,図2に示すように例えばスリット4a
を半田で埋めていく。従って,スリット4aを有する標
準のシャント抵抗から例えばシャント4aに半田が埋め
られたとき,その半田が標準のシャント抵抗に並列接続
されたことになり,シャント抵抗の抵抗値は小さくな
る。Now, when a shunt resistor is mounted on a power semiconductor module and a small shunt resistor is required, as shown in FIG.
Is filled with solder. Therefore, when solder is buried in the shunt 4a from the standard shunt resistor having the slit 4a, for example, the solder is connected in parallel with the standard shunt resistor, and the resistance value of the shunt resistor decreases.
【0010】もし,シャント抵抗の抵抗値が大きいもの
を要求される場合には,図3に示すように例えば天部2
の側端部とスリット間の抵抗形成部2a,スリット相互
間の抵抗形成部2bをニッパ等の切断工具により切断す
る。従って,標準のシャント抵抗から例えば抵抗形成部
2a,2bを切断すると,シャント抵抗は抵抗形成部2
c,2d,2e,2fにより形成されるためにシャント
抵抗の抵抗値は大きくなる。If a large shunt resistor is required, as shown in FIG.
The resistance forming portion 2a between the side end and the slit and the resistance forming portion 2b between the slits are cut by a cutting tool such as a nipper. Therefore, for example, when the resistance forming sections 2a and 2b are cut from the standard shunt resistance, the shunt resistance becomes
The resistance value of the shunt resistor increases because it is formed by c, 2d, 2e, and 2f.
【0011】上記実施の形態では,スリット4a〜4e
は,1〜1.5mmの大きさを選択しており,この幅を
広くすると,スリットに半田を埋めにくくなる。また,
スリット4a〜4eの幅を板厚程度の幅まで狭くする
と,打ち抜き加工ができなくなる。In the above embodiment, the slits 4a to 4e
Has a size of 1 to 1.5 mm, and if the width is increased, it becomes difficult to fill the slit with solder. Also,
If the width of the slits 4a to 4e is reduced to a width of about the plate thickness, punching cannot be performed.
【0012】[0012]
【発明の効果】本発明によれば,スリットに半田を埋め
ることにより抵抗値を小さい方向に微調整でき,抵抗形
成部を切断することによって抵抗値を大きい方向に微調
整することができる。このため,容量の異なる電源装置
にも1種類のシャント抵抗で対応することができる。According to the present invention, the resistance value can be finely adjusted in a small direction by filling the slit with solder, and the resistance value can be finely adjusted in a large direction by cutting the resistance forming portion. For this reason, power supplies having different capacities can be handled by one type of shunt resistor.
【図1】本発明に使用されるシャント抵抗の1実施の形
態の正面図と平面図である。FIG. 1 is a front view and a plan view of an embodiment of a shunt resistor used in the present invention.
【図2】図1のシャント抵抗の抵抗値を小さくする場合
の説明図である。FIG. 2 is an explanatory diagram when the resistance value of the shunt resistor in FIG. 1 is reduced.
【図3】図1のシャント抵抗の抵抗値を大きくする場合
の説明図である。FIG. 3 is an explanatory diagram when the resistance value of the shunt resistor in FIG. 1 is increased.
1 シャント抵抗 2 天部 2a,2b,2c,2d,2e,2f 抵抗形成部 3 取付け部 4a,4b,4c,4d,4e スリット DESCRIPTION OF SYMBOLS 1 Shunt resistor 2 Top part 2a, 2b, 2c, 2d, 2e, 2f Resistance formation part 3 Mounting part 4a, 4b, 4c, 4d, 4e Slit
Claims (1)
スリットを1個以上有するシャント抵抗に打ち抜き加工
し,シャント抵抗の抵抗値を小さくする場合,上記スリ
ットに半田が埋められ,シャント抵抗の抵抗値を大きく
する場合,側端部とスリット間又は,スリット相互間の
抵抗形成部が切断工具により切断されてなるシャント抵
抗の抵抗値の微調整方法。When a metal plate is punched by a mold into a shunt resistor having at least one slit having a width of 1 to 1.5 mm to reduce the resistance of the shunt resistor, the slit is filled with solder, A method for finely adjusting the resistance value of a shunt resistor in which a resistance forming portion between a side end and a slit or between slits is cut by a cutting tool when the resistance value of the resistor is increased.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17972698A JP3507337B2 (en) | 1998-06-11 | 1998-06-11 | Fine adjustment method of resistance value of shunt resistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17972698A JP3507337B2 (en) | 1998-06-11 | 1998-06-11 | Fine adjustment method of resistance value of shunt resistor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH11354309A true JPH11354309A (en) | 1999-12-24 |
JP3507337B2 JP3507337B2 (en) | 2004-03-15 |
Family
ID=16070805
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17972698A Expired - Fee Related JP3507337B2 (en) | 1998-06-11 | 1998-06-11 | Fine adjustment method of resistance value of shunt resistor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3507337B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019507831A (en) * | 2016-03-09 | 2019-03-22 | インドゥストリエ・デ・ノラ・ソチエタ・ペル・アツィオーニ | Electrode structure with resistors |
-
1998
- 1998-06-11 JP JP17972698A patent/JP3507337B2/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019507831A (en) * | 2016-03-09 | 2019-03-22 | インドゥストリエ・デ・ノラ・ソチエタ・ペル・アツィオーニ | Electrode structure with resistors |
Also Published As
Publication number | Publication date |
---|---|
JP3507337B2 (en) | 2004-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6465276B2 (en) | Power semiconductor package and method for making the same | |
US7906375B2 (en) | Compact co-packaged semiconductor dies with elevation-adaptive interconnection plates | |
US3958075A (en) | High power thick film circuit with overlapping lead frame | |
US6919644B2 (en) | Semiconductor device manufacturing method and semiconductor device manufactured thereby | |
US7955902B2 (en) | Manufacturing method of semiconductor device with surface mounting terminals | |
US20150325505A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US8952509B1 (en) | Stacked multi-chip bottom source semiconductor device and preparation method thereof | |
EP2871676A1 (en) | Semiconductor device | |
US20170236773A1 (en) | Device with top-side base plate | |
MY134389A (en) | Coil component and method of producing the same | |
CN103474859A (en) | Terminal manufacturing method as well as manufacturing method of terminals and cores of electronic parts and components | |
US6479893B2 (en) | Ball-less clip bonding | |
US4488167A (en) | Current converter assembly in a flat housing | |
JP3507337B2 (en) | Fine adjustment method of resistance value of shunt resistor | |
US10389099B2 (en) | Circuit assembly | |
US11497142B2 (en) | Surface mounted heat buffer | |
US8486540B2 (en) | Lead frame sheet | |
US5763949A (en) | Surface-mount semiconductor package | |
US4151544A (en) | Lead terminal for button diode | |
PH12015502124B1 (en) | Gold containing die bond sheet preform spot-welded to a semiconductor bond site on a semiconductor package and corresponding manufacturing method | |
DE19946259A1 (en) | Rectifier arrangement | |
JPH0637200A (en) | Electronic device | |
EP1271648A1 (en) | Power semiconductor package and method for making the same | |
JP6373901B2 (en) | High efficiency module | |
JPH10270619A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20031218 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071226 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071226 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081226 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091226 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101226 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101226 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111226 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111226 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121226 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121226 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131226 Year of fee payment: 10 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |