JPH09213742A - Manufacture of semiconductor device and manufacturing equipment - Google Patents

Manufacture of semiconductor device and manufacturing equipment

Info

Publication number
JPH09213742A
JPH09213742A JP8015539A JP1553996A JPH09213742A JP H09213742 A JPH09213742 A JP H09213742A JP 8015539 A JP8015539 A JP 8015539A JP 1553996 A JP1553996 A JP 1553996A JP H09213742 A JPH09213742 A JP H09213742A
Authority
JP
Japan
Prior art keywords
substrate
ball
solder
balls
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8015539A
Other languages
Japanese (ja)
Inventor
Kaoru Koiwa
馨 小岩
Keiichi Yano
圭一 矢野
Nobuo Iwase
暢男 岩瀬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP8015539A priority Critical patent/JPH09213742A/en
Publication of JPH09213742A publication Critical patent/JPH09213742A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457Solder materials or compositions; Methods of application thereof
    • H05K3/3478Applying solder preforms; Transferring prefabricated solder patterns

Landscapes

  • Wire Bonding (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent mounting failure caused by the unevenness of the heads of solder balls (connecting protrusions) joined to a package board, in a BGA(Ball Grid Array) package. SOLUTION: At a prescribed position on a polishing plate 40 having a smoothly finished surface, solder balls are arranged using positioning jigs 30. The holes 31 of the jigs are provided at the corresponding positions to the solder ball joined spots of a package board 10, and the diameter of the holes is made smaller than that of the balls. Besides, they are made in dimensions so that there may be slight gaps between the balls and the edges of the holes when the heads of the balls put on the holes are in contact with the polishing plate. When the package board 10 is put on them and heated with the printed surfaces of solder pastes 11 downwards, the solder balls 20 are joined to the board 10 uniformly with their heads kept in touch with the polishing plate.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明はLSIパッケージ,
特にBGA(Ball Grid Array)パッケ
ージに関するものであり、BGAパッケージにおける実
装不良を解消するためパッケージ基板に接続突起(半田
ボール)を、その頭を揃えて接合する方法およびその装
置に関するものである。
The present invention relates to an LSI package,
In particular, the present invention relates to a BGA (Ball Grid Array) package, and relates to a method and an apparatus for bonding connection protrusions (solder balls) to a package substrate with their heads aligned in order to eliminate mounting defects in the BGA package.

【0002】[0002]

【従来の技術】LSIパッケージには様々な形態がある
が、そのなかでもBGAパッケージは高速・高消費電力
のLSIに適し、また実装する際の不良率も、他の形態
のものよりは小さいとされている。しかし、以下に述べ
る理由である程度の実装不良が避けられず、一層の改良
が望まれていた。
2. Description of the Related Art There are various forms of LSI packages. Among them, BGA packages are suitable for high-speed and high-power-consumption LSIs, and the failure rate when mounted is smaller than that of other forms. Has been done. However, some mounting defects cannot be avoided for the reasons described below, and further improvements have been desired.

【0003】BGAパッケージにおける基板の入出力部
に半田ボールを接合する際、従来は図2に示すように、
パッケージ基板10の所定の位置に設けたパッドの上に
半田ペースト11を印刷し、その面を上向きにしてパッ
ケージ基板を定置する。
When solder balls are joined to the input / output portions of a board in a BGA package, conventionally, as shown in FIG.
The solder paste 11 is printed on the pads provided at predetermined positions on the package substrate 10, and the package substrate is placed with its surface facing upward.

【0004】次にこの基板の上に平板状の位置決め治具
30を載せる。この治具には、半田ボール20が楽に通
る大きさの孔31が、基板10の半田ボール接合箇所に
対応する位置に設けられている。なお治具の周辺部の縁
32は、基板と治具との位置合わせのためのものであ
る。次いで孔31に半田ボール20を挿入してリフロー
すれば、基板上の所定の位置に半田ボールが接合されて
BGAパッケージが出来上がる訳である。
Next, a flat plate-shaped positioning jig 30 is placed on this substrate. This jig is provided with a hole 31 having a size that allows the solder ball 20 to easily pass therethrough, at a position corresponding to a solder ball bonding portion of the substrate 10. The edge 32 at the peripheral portion of the jig is for aligning the substrate and the jig. Then, when the solder balls 20 are inserted into the holes 31 and reflowed, the solder balls are bonded to predetermined positions on the substrate, and the BGA package is completed.

【0005】[0005]

【発明が解決しようとする課題】このBGAパッケージ
をプリント基板に実装する際には、全ての半田ボールが
プリント基板上のそれぞれの電極に確実に半田付けされ
る必要があり、そのためにはパッケージ基板に接合され
た半田ボールの頭が全て揃っていることが望ましく、仮
に不揃いでもそのバラツキが許容範囲内(ボールの頭と
プリント基板との間に生じる隙間が溶融した半田で充填
可能な狭さ)でなければならない。しかしこれは、図2
の工程を基本とする従来の方法では容易なことではなか
った。
When mounting this BGA package on a printed circuit board, it is necessary to surely solder all the solder balls to the respective electrodes on the printed circuit board. For that purpose, the package board is required. It is desirable that all of the solder ball heads that are joined to the solder ball have the same head, and even if the heads are uneven, the variation is within the allowable range (the gap between the head of the ball and the printed board is narrow enough to be filled with molten solder) Must. However, this is
It was not easy with the conventional method based on the above process.

【0006】即ち図2の工程から得られたBGAパッケ
ージを例示する図3において、半田ボールの頭が揃うと
いうことは、全てのボールが直線50で示される仮想平
面に接することである。この仮想平面はまた、現実には
実装する相手部材のプリント基板などを意味する。
That is, in FIG. 3 exemplifying the BGA package obtained from the process of FIG. 2, that the heads of the solder balls are aligned means that all the balls are in contact with an imaginary plane indicated by a straight line 50. This virtual plane also means a printed circuit board or the like of a mating member to be actually mounted.

【0007】一方、図2から明らかなように従来の方法
ではパッケージ基板の上にボールを載せてハンダ付けす
るので、パッケージ基板の底面からボールの頭までの距
離は個々のボールの直径およびパッケージ基板に印刷さ
れた半田ペースト11の量のバラツキ,パッケージ基板
の板厚および基板自体の反りや歪みの如何等の要因の総
和に左右されるため、ボール個々の頭の高さが不揃いに
なる。その結果図3の曲線(曲面)51に示すように、
仮想平面50に対して個々のボール毎に異なる大きさの
偏差52(この値が大きいほど面としての平坦度が劣る
ことになる)を生じることは避けられない。
On the other hand, as is apparent from FIG. 2, in the conventional method, the balls are placed on the package substrate and soldered. Therefore, the distance from the bottom surface of the package substrate to the head of the ball depends on the diameter of each ball and the package substrate. The head height of each ball is not uniform because it depends on the total amount of factors such as the variation in the amount of the solder paste 11 printed on the board, the thickness of the package board, and the warp and distortion of the board itself. As a result, as shown by the curve (curved surface) 51 in FIG.
It is inevitable that a deviation 52 having a different magnitude from the virtual plane 50 (a larger value means a lower flatness as a surface) for each ball.

【0008】そして、この偏差が前述の許容範囲を超え
た箇所では、ボールとプリント基板との半田付け(電気
的接続)がなされないことになる。これが実装不良を生
じる原因の一つであり、製品歩留まりの上で大きな問題
になっていた。
Then, at a place where this deviation exceeds the above-mentioned allowable range, soldering (electrical connection) between the ball and the printed circuit board is not performed. This is one of the causes of mounting failure, and has been a major problem in terms of product yield.

【0009】[0009]

【課題を解決するための手段】本発明は、図2の従来方
式を上下転倒させてみるという逆転の発想に基づいて従
来の問題点を一挙に解消したものであって、即ち本発明
は、表面が平坦で滑らかに仕上げられている定盤上の所
定の位置に半田ボールを配列させておき、その上にパッ
ケージ基板を半田ペーストの印刷面を下向きに載せ、そ
の状態で加熱してボールをパッケージ基板に半田付けす
ることを骨子とするものである。
SUMMARY OF THE INVENTION The present invention is to solve the conventional problems all at once based on the idea of reversing that the conventional method of FIG. 2 is turned upside down. The solder balls are arranged at predetermined positions on the surface plate whose surface is flat and smooth, and the package substrate is placed on top of it with the printed surface of the solder paste facing downward, and the balls are heated by heating in that state. The main idea is to solder to the package substrate.

【0010】[0010]

【発明の実態の形態】以下本発明を、その一実施例につ
いて詳細に説明する。図1において、40は定盤で、そ
の表面は所要の精度で平坦に,且つ滑らかに仕上げられ
ている。半田ボール20は直接この定盤の上に配列され
るが、その位置決めのため、平板状の位置決め治具30
を用いる。この治具にはパッケージ基板10の半田ボー
ル接合箇所に対応する位置に孔31が設けられている
が、図2の従来方式における治具の場合とは次の点で異
なっている。
DETAILED DESCRIPTION OF THE INVENTION The present invention will be described in detail below with reference to an embodiment thereof. In FIG. 1, reference numeral 40 is a surface plate, the surface of which is finished flat and smooth with required accuracy. Although the solder balls 20 are directly arranged on the surface plate, a flat plate-shaped positioning jig 30 is used for positioning them.
Is used. This jig is provided with a hole 31 at a position corresponding to the solder ball bonding portion of the package substrate 10, but it is different from the case of the conventional jig shown in FIG. 2 in the following points.

【0011】即ち本発明における治具30は、孔31の
形状が図示の如く直円筒状の場合はその板厚を半田ボー
ルの半径より小さく,孔31の形状が漏斗状の場合は板
厚を半田ボールの直径より小さく作られ、また、孔31
は半田ボールが通過できない大きさに、且つ、半田ボー
ルが定盤40に接した状態で孔31の縁または内面と半
田ボールとの間に僅かな遊びがある大きさに作られる。
That is, the jig 30 of the present invention has a plate thickness smaller than the radius of the solder ball when the hole 31 is in the shape of a right cylinder as shown in the figure, and a plate thickness when the hole 31 is in the shape of a funnel. It is made smaller than the diameter of the solder ball, and the hole 31
Is formed in such a size that the solder balls cannot pass therethrough, and has a small play between the solder ball and the edge or inner surface of the hole 31 in the state where the solder ball is in contact with the surface plate 40.

【0012】図1の例では位置決め治具30が定盤40
に密接し、孔31の形状が直円筒状になっているが、治
具の板厚および孔の大きさが前記の条件を満たす限り、
治具と定盤との間に足を設けて治具のみを浮かせること
も可能であり、孔が直円筒状以外の形状でも差し支えな
い。なお定盤40の周辺部の縁41は基板と治具との位
置合わせのためのものであるが、これを治具に設けても
よく、別個の固定手段を用いてもよい。
In the example of FIG. 1, the positioning jig 30 is a surface plate 40.
, And the shape of the hole 31 is a right cylinder, but as long as the plate thickness of the jig and the size of the hole satisfy the above conditions,
It is also possible to provide feet between the jig and the surface plate so that only the jig floats, and the hole may have a shape other than the right cylindrical shape. The peripheral edge 41 of the surface plate 40 is used for aligning the substrate and the jig, but this may be provided on the jig or a separate fixing means may be used.

【0013】作業の段取りは先ずこの治具の上に半田ボ
ールを整列させるが、それにはこの治具30に多数の半
田ボールを載せて揺動するのが簡便で、所要数の半田ボ
ールが孔31にそれぞれ納まり過剰のものは治具から落
ちる。この状態で治具30を定盤40に載せれば、全て
の半田ボールがその頭(図1では下側)を定盤40に当
接させ、平坦に揃った状態で整列する。次いで、その上
にパッケージ基板10を、半田ペースト印刷面を下向き
に載せて加熱すれば、半田ボールのパッケージ基板への
半田付けが完了する。
In the work setup, first, the solder balls are aligned on the jig. It is easy to place a large number of solder balls on the jig 30 and swing them. Each of them is stored in 31 and the excess one falls from the jig. When the jig 30 is placed on the surface plate 40 in this state, all the solder balls have their heads (lower side in FIG. 1) brought into contact with the surface plate 40 and are aligned in a flat state. Next, the package substrate 10 is placed on the package substrate 10 so that the printed surface of the solder paste faces downward and heated, whereby soldering of the solder balls to the package substrate is completed.

【0014】この際、半田ボールの頭は定盤に倣って平
坦に揃っている半面、基板と個々の半田ボールとの間隔
には、前述の諸要因によるバラツキがある。しかし、基
板に印刷される半田ペーストの厚みは通常150μm前
後,半田付け後の基板と半田ボールとの間隔は平均30
μm程度であり、しかも半田ペーストが半田ボールの上
に位置して溶融するので間隔のバラツキは問題なく吸収
され、各半田ボールと基板が確実に接合される。
At this time, the heads of the solder balls are evenly arranged along the surface plate, and the intervals between the substrate and the individual solder balls have variations due to the various factors mentioned above. However, the thickness of the solder paste printed on the board is normally around 150 μm, and the distance between the board and the solder ball after soldering is 30 on average.
Since the solder paste is located on the solder balls and melts, the variations in the intervals are absorbed without any problem, and the solder balls and the substrate are reliably bonded.

【0015】また、万一接合しない半田ボールがあって
も、基板を取り出した後の治具上に残るので容易に発見
され、その時点で対策することができる。従ってこの方
法においては、不良のまま次工程に送られることは殆ど
ない。
Further, even if there is a solder ball that is not bonded, it remains on the jig after the substrate is taken out, so that it can be easily found and a countermeasure can be taken at that time. Therefore, in this method, defective products are hardly sent to the next process.

【0016】次いで基板10を持ち上げれば位置決め治
具30は定盤40の上に残り、完成したBGAパッケー
ジが取り出される。この取り出し作業も、図2の従来方
式の場合は半田ボールと治具の孔31とが嵌め合いにな
っているため、治具と基板の分離に細心の注意を要する
のに対して、本発明の場合には基板に接合された半田ボ
ールは治具の孔に乗っているに過ぎないので、容易に取
り出すことができる。また段取りに際して、図2の従来
方式では基板の上に半田ボールを並べる関係で基板の先
行準備を要するのに対して、本発明では基板と関係な
く、別のラインで段取りを進めることができる。
Then, when the substrate 10 is lifted, the positioning jig 30 remains on the surface plate 40, and the completed BGA package is taken out. In the case of the conventional method of FIG. 2 as well, the solder ball and the hole 31 of the jig are fitted to each other in the taking-out work, so that the jig and the substrate must be separated with great care, whereas the present invention In this case, the solder ball bonded to the substrate is only on the hole of the jig, so that it can be easily taken out. Further, in the case of setup, in the conventional method of FIG. 2, the preparation of the board is required because solder balls are arranged on the board, whereas in the present invention, setup can be performed on another line regardless of the board.

【0017】この様にして得られたBGAパッケージの
平坦度を調べたところ、図2の従来方式による製品の±
100μm以下に対して、±50μm以下と半減してい
た。この値は前述の許容範囲に余裕をもって収まる値で
あり、この結果、半田ボール(接続突起)の不揃いに起
因する実装不良をほぼ皆無とすることができた。
When the flatness of the BGA package thus obtained was investigated, it was found that the flatness of the conventional product shown in FIG.
It was half that of ± 50 μm or less with respect to 100 μm or less. This value is a value that can be accommodated within the above-mentioned permissible range with a margin, and as a result, it was possible to substantially eliminate mounting defects due to unevenness of the solder balls (connection protrusions).

【0018】[0018]

【発明の効果】以上詳述したように、本発明はBGAパ
ッケージ等の半導体装置における接続突起の高さの不揃
いを解消して実装信頼性を高め、併せて段取り工程の合
理化,製品取り出しの容易さなど製造工程の効率化にも
寄与するものである。従って、本発明の実施による製品
の品質面,ならびに経済上の利益は極めて大きい。
As described above in detail, the present invention eliminates the unevenness of the heights of the connection protrusions in a semiconductor device such as a BGA package to improve the mounting reliability, and also rationalizes the setup process and facilitates product removal. It also contributes to the efficiency of the manufacturing process. Therefore, the quality of the product as well as the economic benefit of the implementation of the present invention are extremely large.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の接合方法およびその装置を説明する図
面である。
FIG. 1 is a diagram illustrating a joining method and an apparatus therefor according to the present invention.

【図2】従来の接合方法およびその装置を説明する図面
である。
FIG. 2 is a diagram illustrating a conventional joining method and a conventional joining method.

【図3】従来の方法における問題点を説明する図面であ
る。
FIG. 3 is a diagram illustrating a problem in a conventional method.

【符号の説明】[Explanation of symbols]

10…パッケージ基板,11…半田ペースト 20…半田ボール(接続突起) 30…位置合わせ治具,31…孔,32…縁 40…定盤,41…縁 50…仮想平面,51…仮想曲面 10 ... Package substrate, 11 ... Solder paste 20 ... Solder ball (connection protrusion) 30 ... Positioning jig, 31 ... Hole, 32 ... Edge 40 ... Surface plate, 41 ... Edge 50 ... Virtual plane, 51 ... Virtual curved surface

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 半導体装置の基板上所定の位置にボール
状の接続突起をその頭を揃えて接合する方法において、
上面が平滑な定盤の上に基板の接続突起接合箇所に対応
する位置に孔を備えその板厚がボール状接続突起の径よ
り薄い平板状の位置決め治具を載せ、この治具の孔に載
せた接続突起の頭が定盤に当接した状態でその上に基板
を、その半田ペースト付着面を下向きに重ねて加熱する
ことを特徴とする半導体装置の製造方法。
1. A method for joining ball-shaped connecting protrusions at predetermined positions on a substrate of a semiconductor device by aligning their heads,
On the surface plate with a smooth upper surface, place a flat plate-shaped positioning jig with holes at the positions corresponding to the connection protrusion joints on the board and the thickness of the plate is smaller than the diameter of the ball-shaped connection protrusion. A method for manufacturing a semiconductor device, comprising: heating a substrate on which a head of the connection protrusion is in contact with a surface plate, the substrate on which the solder paste is attached is stacked downward.
【請求項2】 半導体装置の基板上所定の位置にボール
状の接続突起をその頭を揃えて接合する装置において、
上面が平滑な定盤と、接続突起を載せてこの定盤上の所
定の位置に配列させる孔開き平板状の位置決め治具と、
この位置決め治具と接続突起の上に半田ペースト付着面
を下に向けて重ねた基板との横ずれを防止する拘束手段
とからなり、位置決め治具に設けた孔はボール状の接続
突起の頭が定盤に当接する大きさであり、定盤で頭の揃
った接続突起を半田ペーストにより基板に接合するよう
構成されたことを特徴とする、半導体装置の製造装置。
2. A device for bonding a ball-shaped connecting protrusion with its head aligned at a predetermined position on a substrate of a semiconductor device,
A platen having a flat upper surface, and a positioning jig in the form of a perforated plate on which a connection protrusion is placed and arranged at a predetermined position on the platen,
It consists of this positioning jig and restraint means to prevent the lateral displacement of the board overlaid with the solder paste attachment surface facing down on the connection projection, and the hole of the positioning jig has the head of the ball-shaped connection projection. An apparatus for manufacturing a semiconductor device, characterized in that it is configured to be joined to a substrate with a solder paste, the connection protrusions having a size that comes into contact with a surface plate and whose heads are aligned on the surface plate.
JP8015539A 1996-01-31 1996-01-31 Manufacture of semiconductor device and manufacturing equipment Pending JPH09213742A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8015539A JPH09213742A (en) 1996-01-31 1996-01-31 Manufacture of semiconductor device and manufacturing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8015539A JPH09213742A (en) 1996-01-31 1996-01-31 Manufacture of semiconductor device and manufacturing equipment

Publications (1)

Publication Number Publication Date
JPH09213742A true JPH09213742A (en) 1997-08-15

Family

ID=11891609

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8015539A Pending JPH09213742A (en) 1996-01-31 1996-01-31 Manufacture of semiconductor device and manufacturing equipment

Country Status (1)

Country Link
JP (1) JPH09213742A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990051221A (en) * 1997-12-19 1999-07-05 김영환 How to Form Solder Balls in a Ball Grid Array Package
WO2011161514A3 (en) * 2010-05-03 2012-03-15 A. Raymond Et Cie Pick and bond method for attachment of adhesive element to substrate

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990051221A (en) * 1997-12-19 1999-07-05 김영환 How to Form Solder Balls in a Ball Grid Array Package
WO2011161514A3 (en) * 2010-05-03 2012-03-15 A. Raymond Et Cie Pick and bond method for attachment of adhesive element to substrate
CN103069177A (en) * 2010-05-03 2013-04-24 阿雷蒙公司 Pick and bond method for attachment of adhesive element to substrate
CN103080568A (en) * 2010-05-03 2013-05-01 阿雷蒙公司 Pick and bond method and apparatus for transferring adhesive element to substrate
US20130112351A1 (en) * 2010-05-03 2013-05-09 A. Raymond Et Cie Pick And Bond Method For Attachment Of Adhesive Element To Substrate
US9266689B2 (en) * 2010-05-03 2016-02-23 A. Raymond Et Cie Pick and bond method for attachment of adhesive element to substrate

Similar Documents

Publication Publication Date Title
US6253992B1 (en) Solder ball placement fixtures and methods
US6727718B2 (en) Electronic component package, printed circuit board, and method of inspecting the printed circuit board
US6484927B1 (en) Method and apparatus for balling and assembling ball grid array and chip scale array packages
JP2001507521A (en) Fine pitch component placement and solder paste stenciling method and apparatus for PC board repair
JPH09213742A (en) Manufacture of semiconductor device and manufacturing equipment
CN110739228B (en) Method for quickly mounting BGA chip
JPH06168982A (en) Flip chip packaging structure
JPH0964521A (en) Solder feeder and feeding method
JPH09214095A (en) Board and circuit module, and method for manufacturing circuit module
JPH0832296A (en) Positioning method for mounting electronic device
JP2003086629A (en) Cof-type semiconductor device and manufacturing method thereof
JP4288026B2 (en) Mounting tool and IC chip mounting method
KR100202736B1 (en) A pcb fixing zig of screen printing apparatus
JP2004087670A (en) Fillet for insulating sealing resin and method for mounting electronic component
JPH11214431A (en) Electronic part and its manufacture
KR100283744B1 (en) Method for Integrated Circuit Layout
JP2000353717A (en) Manufacture of semiconductor device and semiconductor manufacturing apparatus
JPS6364916B2 (en)
JP2000022031A (en) Mounting method of conductive ball
JP2001044231A (en) Method of forming solder bumps and wiring board, semiconductor element, semiconductor package and manufacture thereof
JPH06291122A (en) Substrate formed with solder bump, ball solder setting device, and formation of solder bump
JP2003282630A (en) Bare chip mounting board, bare chip mounting method, and method for cleaning print mask being used in that method
JP2003158141A (en) Semiconductor device
JPH09116257A (en) Formation of solder bump
JPH0621147A (en) Method for packaging electronic parts