JPH0834138B2 - Surge absorber - Google Patents
Surge absorberInfo
- Publication number
- JPH0834138B2 JPH0834138B2 JP62132442A JP13244287A JPH0834138B2 JP H0834138 B2 JPH0834138 B2 JP H0834138B2 JP 62132442 A JP62132442 A JP 62132442A JP 13244287 A JP13244287 A JP 13244287A JP H0834138 B2 JPH0834138 B2 JP H0834138B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- linear
- surge absorber
- surge
- varistor element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Thermistors And Varistors (AREA)
Description
【発明の詳細な説明】 産業上の利用分野 本発明は雷サージを始めとする異常電圧から電子機器
を保護するためのサージ吸収器に関するものである。Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a surge absorber for protecting electronic equipment from abnormal voltage such as lightning surge.
従来の技術 近年、電子機器の多機能化に伴い、家電機器，情報機
器，通信機器，産業機器分野などにおいて、半導体を用
いた電子化が推進されつつある。この電子化に用いられ
る半導体、例えば、IC,LSI,サイリスタなどは優れた機
能をもつ反面、静電気，雷サージ電圧などの異常電圧に
対して極めて敏感であり、そのため電子機器の誤動作を
招いたり、または破壊に至る場合も少なくない。そのた
め、電子機器の信頼性を確保，向上させる観点からも、
これら半導体素子のサージ電圧対策は極めて重要であ
る。2. Description of the Related Art In recent years, electronic devices using semiconductors have been promoted in the fields of home appliances, information devices, communication devices, industrial equipment, etc., as electronic devices have become multifunctional. Semiconductors used for this computerization, for example, ICs, LSIs, thyristors, etc., have excellent functions, but are extremely sensitive to abnormal voltages such as static electricity and lightning surge voltage, which may cause malfunction of electronic devices. There are also many cases of destruction. Therefore, from the viewpoint of securing and improving the reliability of electronic devices,
Measures against surge voltage of these semiconductor elements are extremely important.
従来、この種のサージ吸収器は第４図a,bに示すよう
な構成であった。第４図において、１は板状をなしたる
バリスタ素子で、一般に酸化亜鉛またはチタン酸ストロ
ンチウムなどを主原料とする半導体セラミクスである。
２はバリスタ素子１の表裏の対向する位置に銀ペースト
の焼き付けなどによって形成された電極である（裏面は
図示せず）。3aおよび3bは銅や黄銅などの電気的良導体
からなる金属製の電極板で、半田ペーストを用いて表裏
の電極２に半田接続されている。4aおよび4bは電極板3
a,3bの一部から引き出された外部端子で、通常、電極板
3a,3bと同様な材料で形成される。これらの外部端子4a,
4bの先端は半田やネジ止めによって電気回路に接続され
る。また、実使用においては外部端子4a,4bの先端を残
して樹脂塗装や樹脂モールドが施されて用いられるが、
第４図にはこれらを示していない。Conventionally, this type of surge absorber has a structure as shown in FIGS. In FIG. 4, reference numeral 1 denotes a varistor element having a plate-like shape, which is a semiconductor ceramics generally containing zinc oxide or strontium titanate as a main raw material.
Reference numeral 2 is an electrode formed by baking silver paste or the like on the front and back sides of the varistor element 1 which face each other (the back side is not shown). 3a and 3b are metal electrode plates made of a good electrical conductor such as copper or brass, which are soldered to the front and back electrodes 2 using a solder paste. 4a and 4b are electrode plates 3
An external terminal that is pulled out from part of a and 3b.
It is formed of the same material as 3a and 3b. These external terminals 4a,
The tip of 4b is connected to an electric circuit by soldering or screwing. Also, in actual use, resin coating or resin molding is applied while leaving the tips of the external terminals 4a and 4b,
These are not shown in FIG.
以上のように構成された従来のサージ吸収器の動作に
ついて、以下に説明する。The operation of the conventional surge absorber configured as described above will be described below.
サージ吸収器の外部端子4a,4bは、被保護機器がつな
がる電源線あるいは信号線の線間，アース間に接続さ
れ、線路に侵入する静電気放電，雷サージ電圧などの異
常電圧を吸収する。このとき、異常電圧に伴うサージ電
流は、外部端子４→電極板3a→表面の電極２→バリスタ
素子１→裏面の電極２→電極板3b→外部端子4bへと流
れ、そしてバリスタ素子１によって抑制された安全な電
圧が被保護機器に印加されることになる。The external terminals 4a and 4b of the surge absorber are connected between the lines of the power supply line or the signal line connected to the protected device and between the grounds, and absorb the abnormal voltage such as electrostatic discharge or lightning surge voltage invading the line. At this time, the surge current due to the abnormal voltage flows to the external terminal 4 → the electrode plate 3a → the front electrode 2 → the varistor element 1 → the back electrode 2 → the electrode plate 3b → the external terminal 4b, and is suppressed by the varistor element 1. The applied safe voltage will be applied to the protected equipment.
発明が解決しようとする問題点 上記従来の構成では電極板3a,3bと電極２とを半田接
続する際、フラックスや気泡が電極板3a,3bと電極２と
の間に残りやすく、均一に半田接続が期待しがたく、そ
の結果サージ耐量面での性能低下につながるという問題
点を有していた。さらに、電極板3a,3bと電極２との半
田付けは、通常、まずペースト半田を電極２の表面に印
刷し乾燥の後、電極板3a,3bを圧接加熱して形成され
る。しかしながら、この工法では組み立てコストがかか
りすぎるという問題点も有していた。Problems to be Solved by the Invention In the above-described conventional configuration, when the electrode plates 3a and 3b and the electrode 2 are connected by soldering, flux and bubbles are likely to remain between the electrode plates 3a and 3b and the electrode 2, and the solder is evenly soldered. It is difficult to expect the connection, and as a result, there is a problem that the performance is deteriorated in the surge withstand capability. Further, the soldering of the electrode plates 3a, 3b and the electrode 2 is usually performed by first printing paste solder on the surface of the electrode 2, drying it, and then heating the electrode plates 3a, 3b under pressure. However, this method also has a problem that the assembly cost is too high.
そこで本発明は、電極板と電極とを均一に半田接続で
き、かつ組み立てコストの安価な半田付けが可能となる
サージ吸収器を提供することを目的とするものである。Therefore, it is an object of the present invention to provide a surge absorber capable of uniformly soldering an electrode plate and an electrode and enabling soldering at a low assembly cost.
問題点を解決するための手段 この目的を達成するために、本発明は両面に電極を有
する板状のバリスタ素子と、この電極の表面に半田を介
して設けた電極板と、この電極板の一部から引き出した
外部端子とを備え、前記電極板は中部の一点もしくは一
線から前記電極の外周部分へ向かって伸びる複数の線状
電極からなるようにしたものである。Means for Solving the Problems To achieve this object, the present invention provides a plate-shaped varistor element having electrodes on both sides, an electrode plate provided on the surface of the electrode via solder, and an electrode plate of the electrode plate. The electrode plate is provided with an external terminal led out from a part thereof, and the electrode plate is composed of a plurality of linear electrodes extending from one point or one line of the central portion toward the outer peripheral portion of the electrode.
作用 この構成によると、電極板が中部の一点もしくは一線
から電極の外周部分へ向かって伸びる複数の線状電極か
らなるものであるので、電極と電極板との間にフラック
スや気泡が残留することなく均一に半田付けすることが
でき、機械的強度が向上すると共にサージ電流耐量など
の性能面の低下を防ぐことができる。Action According to this configuration, since the electrode plate is composed of a plurality of linear electrodes extending from one point or a line in the central part toward the outer peripheral part of the electrode, flux or bubbles may remain between the electrode and the electrode plate. It is possible to perform uniform soldering without the need to improve mechanical strength and prevent deterioration of performance such as surge current withstanding capability.
また、半田付けも従来の半田ペーストを用いるスクリ
ーン工法でなく半田ディップ法を用いて行うことができ
るので組み立てコストを大幅に削減することができる。Further, since soldering can be performed using the solder dipping method instead of the conventional screen method using the solder paste, the assembly cost can be significantly reduced.
実施例 第１図は本発明の一実施例によるサージ吸収器を示し
たもので同図ａは正面図、同図ｂは側面図である。第１
図において、５は例えば酸化亜鉛を主原料としたバリス
タ素子、６はバリスタ素子５の表面に形成された電極、
8a,8bは外部端子で、これらはそれぞれ従来のバリスタ
素子1,電極2,外部端子4a,4bに対応するものである。７
は中部の一点から放射状に伸びた複数の線状電極で、半
田ディップ法を用いて電極６に半田付けされている。こ
の線状電極７には電気的良導体である銅，銅合金，鉄な
どが用いられ、その表面にはスズメッキや半田メッキな
どが施されている。また、線状電極７の幅は0.5mmから
2.5mm程度で、外部端子8a,8bは線状電極７の中心部に接
続されている。なお、同図では外装樹脂塗装を省略して
いる。Embodiment FIG. 1 shows a surge absorber according to an embodiment of the present invention. FIG. 1A is a front view and FIG. 1B is a side view. First
In the figure, 5 is a varistor element mainly made of zinc oxide, 6 is an electrode formed on the surface of the varistor element 5,
Reference numerals 8a and 8b denote external terminals, which correspond to the conventional varistor element 1, the electrode 2, and the external terminals 4a and 4b, respectively. 7
Is a plurality of linear electrodes radially extending from one point in the central portion and soldered to the electrodes 6 using the solder dipping method. Copper, copper alloy, iron, etc., which are good electrical conductors, are used for the linear electrode 7, and the surface thereof is plated with tin or solder. The width of the linear electrode 7 is 0.5 mm
The external terminals 8a and 8b are connected to the center of the linear electrode 7 with a length of about 2.5 mm. The exterior resin coating is omitted in FIG.
次に、以上のように構成されたサージ吸収器の動作を
説明する。従来例と同様にサージ電圧が印加された場
合、それに伴うサージ電流がバリスタ素子５に流れ、基
本的な動作には何ら差はない。しかしながら、電極６へ
の接続が線状電極７によって行われているので、半田付
け時のフラックスや気泡が容易に電極６と線状電極７の
間から抜け出し、電極６と線状電極７との間に残留する
ことがなく、均一に電極６と線状電極７との接続が可能
となり、従ってサージ耐量などの性能面の低下を防止す
ることができる。また、線状電極７を用いているため、
組み立てコストの安い半田ディップ法を用いることがで
きる。すなわち、バリスタ素子５を線状電極７でもって
挟み込み、外部端子8a,8bを保持しながら半田槽にディ
ップすることによって半田付けが完了し、従来のような
半田印刷，乾燥，加熱などを必要としない。Next, the operation of the surge absorber configured as described above will be described. When a surge voltage is applied as in the conventional example, a surge current accompanying it flows through the varistor element 5, and there is no difference in basic operation. However, since the connection to the electrode 6 is made by the linear electrode 7, the flux and bubbles at the time of soldering easily escape from between the electrode 6 and the linear electrode 7, and the electrode 6 and the linear electrode 7 are separated from each other. It is possible to connect the electrode 6 and the linear electrode 7 evenly without remaining between them, and thus prevent deterioration of performance such as surge resistance. Moreover, since the linear electrode 7 is used,
It is possible to use the solder dip method, which has a low assembly cost. That is, the varistor element 5 is sandwiched between the linear electrodes 7, and the external terminals 8a and 8b are held while being dipped into the solder bath to complete soldering, and the conventional solder printing, drying, and heating are required. do not do.
次いで、本発明の第２の実施例について第２図a,bと
共に説明する。同図a,bはそれぞれ本発明の第２の実施
例の正面図，側面図である。上記第１の実施例との違い
は、線状電極の形状が異なる点である。９は線状電極で
あるが、第１の実施例の線状電極７が一点から放射状に
伸びていたのに対して、線状電極９は電極の中部に設け
た一線から両側へ伸びた形状をなすものである。このよ
うに構成されたサージ吸収器の作用は第１図と同様であ
る。Next, a second embodiment of the present invention will be described with reference to FIGS. 2A and 2B are a front view and a side view, respectively, of a second embodiment of the present invention. The difference from the first embodiment is that the shape of the linear electrode is different. Reference numeral 9 denotes a linear electrode, whereas the linear electrode 7 of the first embodiment extends radially from one point, whereas the linear electrode 9 has a shape extending from the line provided in the center of the electrode to both sides. It is what makes up. The operation of the surge absorber configured as described above is similar to that of FIG.
さらに、本発明の第３の実施例について第３図a,bと
共に説明する。同図a,bはそれぞれ本発明の第３の実施
例の正面図，側面図である。上記第１の実施例との違い
は、線状電極の先端が同様な線状の電極で一部もしくは
全部がつながっている点である。10が第１図と同様な線
状電極で、11は線状電極10の先端をつなぐ線状の電極
で、同図では線状電極10の先端をすべてつないだ形状と
しているが、これは一部をつないだ形としてもよいもの
である。このように構成されたサージ吸収器の作用は第
１図と同様であるが、線状の電極11を設けることによっ
て、線状電極10の先端同志の互いのからみあいがなくな
り、作業性が向上すると同時に、バリスタ素子の保持力
が増すという効果をもつものである。Further, a third embodiment of the present invention will be described with reference to FIGS. 3A and 3B are a front view and a side view, respectively, of a third embodiment of the present invention. The difference from the first embodiment is that the tip of the linear electrode is partially or entirely connected by a similar linear electrode. Reference numeral 10 is a linear electrode similar to that in FIG. 1, 11 is a linear electrode connecting the tips of the linear electrodes 10, and in the same figure, the shape is such that all the tips of the linear electrodes 10 are connected. It is good to have a form that connects parts. The operation of the surge absorber configured as described above is similar to that of FIG. 1, but by providing the linear electrode 11, the tips of the linear electrodes 10 do not become entangled with each other, and workability is improved. At the same time, it has the effect of increasing the holding power of the varistor element.
発明の効果 以上本発明によると、電極板が中部の一点もしくは一
線から電極の外周部分へ向かって伸びる複数の線状電極
からなるものであるので、電極と電極板との間にフラッ
クスや気泡が残留することなく均一に半田付けすること
ができ、機械的強度が向上すると共にサージ電流耐量な
どの性能面の低下を防ぐことができる。EFFECTS OF THE INVENTION According to the present invention, since the electrode plate is composed of a plurality of linear electrodes extending from one point or one line of the central portion toward the outer peripheral portion of the electrode, flux or bubbles are generated between the electrode and the electrode plate. It can be soldered uniformly without remaining, the mechanical strength is improved, and the deterioration of performance such as surge current withstand capability can be prevented.
また、半田付けも従来の半田ペーストを用いるスクリ
ーン工法でなく半田ディップ法を用いて行うことができ
るので組み立てコストを大幅に削減することができる。Further, since soldering can be performed using the solder dipping method instead of the conventional screen method using the solder paste, the assembly cost can be significantly reduced.
さらに、線状電極の先端をつなぐ線状の電極を設ける
ことによって、線状電極の先端同志の互いのからみあい
がなくなり、作業性が向上すると同時に、バリスタ素子
の保持力が増すという効果をもつものである。Furthermore, by providing a linear electrode that connects the tips of the linear electrodes, the tips of the linear electrodes do not become entangled with each other, improving workability and at the same time increasing the holding power of the varistor element. Is.
第１図a,bは本発明の一実施例によるサージ吸収器を示
す正面図と側面図、第２図a,bは本発明の第２の実施例
のサージ吸収器を示す正面図と側面図、第３図a,bは本
発明の第３の実施例のサージ吸収器を示す正面図と側面
図、第４図a,bは従来のサージ吸収器を示す正面図と側
面図である。 ５……バリスタ素子、６……電極、7,9,10……線状電
極、8a,8b……外部端子、11……線状の電極。1A and 1B are a front view and a side view showing a surge absorber according to an embodiment of the present invention, and FIGS. 2A and 2B are a front view and a side view showing a surge absorber according to a second embodiment of the present invention. 3A and 3B are a front view and a side view showing a surge absorber according to a third embodiment of the present invention, and FIGS. 4A and 4B are a front view and a side view showing a conventional surge absorber. . 5 ... Varistor element, 6 ... Electrode, 7,9,10 ... Linear electrode, 8a, 8b ... External terminal, 11 ... Linear electrode.
Claims (2)
と、この電極の表面に半田を介して設けた電極板と、こ
の電極板の一部から引き出した外部端子とを備え、前記
電極板は中部の一点もしくは一線から前記電極の外周部
分へ向かって伸びる複数の線状電極からなるサージ吸収
器。1. A plate-shaped varistor element having electrodes on both sides, an electrode plate provided on the surface of this electrode via solder, and an external terminal led out from a part of the electrode plate, wherein the electrode plate is provided. Is a surge absorber composed of a plurality of linear electrodes extending from one point or a line of the central portion toward the outer peripheral portion of the electrode.
が別の線状電極により接続されている特許請求の範囲第
１項に記載のサージ吸収器。2. The surge absorber according to claim 1, wherein at least a part of the tips of the plurality of linear electrodes are connected by another linear electrode.
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62132442A JPH0834138B2 (en) | 1987-05-28 | 1987-05-28 | Surge absorber |
| US07/298,746 US4975674A (en) | 1987-05-28 | 1988-05-27 | Surge absorber |
| DE3886898T DE3886898T2 (en) | 1987-05-28 | 1988-05-27 | SURGE ARRESTERS. |
| PCT/JP1988/000517 WO1988009556A1 (en) | 1987-05-28 | 1988-05-27 | Surge absorbing device |
| EP88904647A EP0315700B1 (en) | 1987-05-28 | 1988-05-27 | Surge absorbing device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62132442A JPH0834138B2 (en) | 1987-05-28 | 1987-05-28 | Surge absorber |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63296314A JPS63296314A (en) | 1988-12-02 |
| JPH0834138B2 true JPH0834138B2 (en) | 1996-03-29 |
Family
ID=15081463
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62132442A Expired - Lifetime JPH0834138B2 (en) | 1987-05-28 | 1987-05-28 | Surge absorber |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0834138B2 (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007207818A (en) * | 2006-01-31 | 2007-08-16 | Matsushita Electric Ind Co Ltd | Varistor |
| TW201537591A (en) * | 2014-03-20 | 2015-10-01 | zan-qi Chen | Surge bleeder with security mechanism |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4441094A (en) * | 1981-03-02 | 1984-04-03 | General Electric Company | Solderable largely base metal electrodes for metal oxide varistors |
-
1987
- 1987-05-28 JP JP62132442A patent/JPH0834138B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63296314A (en) | 1988-12-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4975674A (en) | Surge absorber | |
| US4660017A (en) | Chip-type varistor | |
| KR20160022182A (en) | Fuse intergrated resistor | |
| KR20170101144A (en) | Functional contactor and portable electronic device with the same | |
| JPS589566B2 (en) | Atsuyoku Atsouchi | |
| JPH0834138B2 (en) | Surge absorber | |
| JP2760039B2 (en) | Method of manufacturing surge absorber | |
| CN217847574U (en) | Metal oxide varistor device | |
| JP3012948U (en) | BGA electronic parts | |
| JPH04315402A (en) | Chip varistor | |
| JPH04313201A (en) | Surge absorber | |
| JPS595601A (en) | Multipolar voltage nonlinear resistor | |
| JP3462198B2 (en) | Resistor and its manufacturing method | |
| JPS6032753Y2 (en) | surge absorber | |
| KR200185402Y1 (en) | Discharge resistor | |
| JPS61214401A (en) | Surge absorber | |
| JP2546273Y2 (en) | Communication security element unit | |
| JP3003369B2 (en) | Voltage-dependent nonlinear resistor porcelain element | |
| JPS6289301A (en) | Surge absorber | |
| JPH02156508A (en) | Surge absorber | |
| JPH10172811A (en) | Chip varistor | |
| WO2021108706A1 (en) | Semiconductor device, printed circuit board (pcb), and method of interfacing control pin (gate pin) of a power semiconductor device (mosfet) to a printed circuit board (pcb) in a battery management system (bms) | |
| JP2000023352A (en) | Protector for communication equipment | |
| JPS61202402A (en) | Surge absorber | |
| JPS61111502A (en) | Chip varister |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term | ||
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080329 Year of fee payment: 12 |