JPH0668942A - Card edge connector - Google Patents

Card edge connector

Info

Publication number
JPH0668942A
JPH0668942A JP4154871A JP15487192A JPH0668942A JP H0668942 A JPH0668942 A JP H0668942A JP 4154871 A JP4154871 A JP 4154871A JP 15487192 A JP15487192 A JP 15487192A JP H0668942 A JPH0668942 A JP H0668942A
Authority
JP
Japan
Prior art keywords
card edge
printed circuit
circuit board
edge connector
conductive connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP4154871A
Other languages
Japanese (ja)
Inventor
Masayuki Taguchi
雅之 田口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP4154871A priority Critical patent/JPH0668942A/en
Publication of JPH0668942A publication Critical patent/JPH0668942A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Coupling Device And Connection With Printed Circuit (AREA)
  • Insertion, Bundling And Securing Of Wires For Electric Apparatuses (AREA)
  • Details Of Connecting Devices For Male And Female Coupling (AREA)

Abstract

PURPOSE:To prevent the operation error of a device to be caused by the transient noise, which is to be generated at a card edge connector part at the time of mounting a printed substrate on a back board during the operation of a device. CONSTITUTION:Buffers 54, 55 with output enable signal input are provided inside of a connector housing, and conductive connecting terminals 45, 47 are provided in a card edge part 4 so that the output of the buffers can be controlled by a connected printed substrate 1. Change of a printed substrate, in which a fault is generated during the operation of a device, can be performed without influencing the operation of the device to improve the reliability of a device.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はカードエッジコネクタに
関し、特に電子機器のプリント基板用のカードエッジコ
ネクタに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a card edge connector, and more particularly to a card edge connector for a printed circuit board of electronic equipment.

【0002】[0002]

【従来の技術】近年の電子機器には、図5に示すよう
に、大規模な半導体集積回路(以下、LSIと記す)等
が多数実装された複数のプリント基板1と、これらを接
続するためのカードエッジタイプのコネクタ31,32
と、コネクタ間の接続と機械的保持を目的としたバック
ボード7が一般的に用いられる。バックボード7には印
刷配線71が形成されており、コネクタ間の信号接続,
電源供給を行なう。
2. Description of the Related Art In recent electronic devices, as shown in FIG. 5, a plurality of printed circuit boards 1 on which a large number of large-scale semiconductor integrated circuits (hereinafter referred to as "LSIs") and the like are mounted, and to connect them. Card edge type connectors 31, 32
The backboard 7 is generally used for the purpose of connection between the connectors and mechanical holding. A printed wiring 71 is formed on the backboard 7, and signal connection between connectors,
Supply power.

【0003】バックボード7の印刷配線71は長さによ
り浮遊容量が発生し信号送出側からみた負荷のドライブ
が重くなる。よって、プリント基板1間のインターフェ
ースでは汎用ロジックICが使われるが、プリント基板
1側の回路規模が増大しインターフェースの信号線数が
増えるほど汎用ロジックICの実装面積が増大する。
Due to the length of the printed wiring 71 of the backboard 7, stray capacitance is generated and the drive of the load seen from the signal transmitting side becomes heavy. Therefore, although a general-purpose logic IC is used in the interface between the printed circuit boards 1, the mounting area of the general-purpose logic IC increases as the circuit scale on the printed circuit board 1 side increases and the number of signal lines of the interface increases.

【0004】この問題を解決するために、カードエッジ
コネクタの中にインターフェース回路を内蔵させる方法
が考案されている。
In order to solve this problem, a method of incorporating an interface circuit in the card edge connector has been devised.

【0005】図2(a),(b)にその1例を示す。An example thereof is shown in FIGS. 2 (a) and 2 (b).

【0006】このカードエッジコネクタの構造は、図2
(a)に示すように、プリント基板1の接続部2の収容
すべき挿入溝8を有する樹脂製ハウジング3と、プリン
ト基板1の接続部2が挿入されたときその接続部2と接
触するように挿入溝8に組み込まれた導電性接続端子1
5と、バックボード側の外部接続端子6とによって構成
される。インターフェース回路5は、導電性接続端子1
5と外部接続端子6との間に設けられており、これらの
接続関係は、図2(b)に示すように、インターフェー
ス回路5は、16ピンのDIPまたはSOP型のIC
で、その電源端子とグランド端子はそれぞれ導電性接続
端子15と外部接続端子6とが直結された中間点に接続
される。その他の信号線は導電性接続端子15からイン
ターフェース回路5を中継し外部接続端子6に接続され
る。
The structure of this card edge connector is shown in FIG.
As shown in (a), the resin housing 3 having the insertion groove 8 to be accommodated in the connecting portion 2 of the printed circuit board 1 and the connecting portion 2 of the printed circuit board 1 are in contact with each other when the connecting portion 2 is inserted. Conductive connection terminal 1 incorporated in insertion groove 8
5 and an external connection terminal 6 on the backboard side. The interface circuit 5 has a conductive connection terminal 1
5 and the external connection terminal 6, and the connection relationship between them is as shown in FIG. 2B, the interface circuit 5 is a 16-pin DIP or SOP type IC.
The power supply terminal and the ground terminal are respectively connected to the intermediate points where the conductive connection terminal 15 and the external connection terminal 6 are directly connected. Other signal lines relay the interface circuit 5 from the conductive connection terminal 15 and are connected to the external connection terminal 6.

【0007】図3は以上述べた内容を電気的なブロク図
で示したものである。ここでは説明を簡単にするため
に、プリント基板1側の入力信号を3本、出力信号を3
本に限定してある。
FIG. 3 is an electrical block diagram showing the contents described above. Here, in order to simplify the description, three input signals and three output signals on the printed circuit board 1 side are used.
Limited to books.

【0008】まず、バックボード7からの入力信号は、
シュミット型バッファ51,52,53で受けカードエ
ッジ部4を介してプリント基板1に実装されるLSI1
1へと接続される。またLSI11からの出力信号は、
バッファ56,57,58を介してバックボード7の印
刷配線71へと渡される。なお、図中VCCは電源端子,
GNDはグランド端子を表わす。
First, the input signal from the backboard 7 is
The LSI 1 mounted on the printed circuit board 1 via the receiving card edge portion 4 by the Schmitt type buffers 51, 52, 53
Connected to 1. The output signal from the LSI 11 is
It is passed to the printed wiring 71 of the backboard 7 via the buffers 56, 57 and 58. In the figure, V CC is the power supply terminal,
GND represents a ground terminal.

【0009】[0009]

【発明が解決しようとする課題】一般に、電子機器は一
度起動したあとは、故障等の問題が起きない限り運用中
にプリント基板を抜き差しすることは無いが、高い信頼
性を要求される公共用途の装置、たとえば、電子交換機
や銀行や官公庁の大型電子計算機などは、電源を切るこ
とが許されないため、傷害発生時は運用中でもプリント
基板の交換を行うことがある。
Generally, once an electronic device is started up, the printed circuit board is not inserted or removed during operation unless a problem such as a failure occurs, but it is required for public use where high reliability is required. For example, electronic switches and large-scale electronic calculators of banks and government offices are not allowed to be turned off. Therefore, when an injury occurs, a printed circuit board may be replaced even during operation.

【0010】従来のインターフェース回路を内蔵するカ
ードエッジコネクタを用いた装置を図4にしたがって説
明する。
An apparatus using a conventional card edge connector having a built-in interface circuit will be described with reference to FIG.

【0011】まず、プリント基板A(101)とプリン
ト基板B(102)がカードエッジコネクタ501,5
02を介してバックボード7の印刷配線71に接続され
ており、信号は経路111で、プリント基板B(10
2),バッファ512,印刷配線71,シュミット型バ
ッファ511を通ってプリント基板A(101)に伝達
されているとする。
First, the printed board A (101) and the printed board B (102) are the card edge connectors 501 and 5 respectively.
Is connected to the printed wiring 71 of the backboard 7 via 02, and the signal is routed through the printed circuit board B (10
2), it is assumed that the data is transmitted to the printed circuit board A (101) through the buffer 512, the printed wiring 71, and the Schmitt type buffer 511.

【0012】いま、障害修理が終わったプリント基板C
(103)を元の装置に戻そうとした場合に、プリント
基板C(103)が接続されるカードエッジコネクタ5
03に内蔵されるバッファ513にはバックボード7よ
り電源が供給されており、プリント基板C(103)の
接続部203とカードエッジコネクタの導電性接続端子
403とが結合される瞬間に発生する過渡的なノイズが
経路112により印刷配線72に接続される他の回路、
ここでは、プリント基板A(101)内の回路で受信す
る信号に悪影響を与えるという問題点がある。
The printed circuit board C for which the trouble repair is now finished
A card edge connector 5 to which the printed circuit board C (103) is connected when the (103) is returned to the original device.
Power is supplied from the backboard 7 to the buffer 513 built in 03, and a transient occurs at the moment when the connecting portion 203 of the printed circuit board C (103) and the conductive connecting terminal 403 of the card edge connector are coupled. Other circuit in which transient noise is connected to the printed wiring 72 by the path 112,
Here, there is a problem that a signal received by a circuit in the printed circuit board A (101) is adversely affected.

【0013】本発明の目的は、プリント基板交換時に発
生する過度的なノイズがプリント基板内の回路で受信す
る信号に悪影響を与えることを防止できるカードエッジ
コネクタを提供することにある。
An object of the present invention is to provide a card edge connector capable of preventing an excessive noise generated when a printed circuit board is replaced from adversely affecting a signal received by a circuit in the printed circuit board.

【0014】[0014]

【課題を解決するための手段】本発明は、プリント基板
の接続部を収容する挿入溝を有し、複数の導電性接続端
子が前記プリント基板の挿入間隔を隔てて少なくとも1
列に組み込まれ、前記導電性接続端子の一部が絶縁性ハ
ウジング内に実装される少なくとも1つのインターフェ
ース手段を中継して前記ハウジング外に突出する外部端
子に接続されるカードエッジコネクタにおいて、前記イ
ンターフェース手段が出力イネーブル信号入力を有する
バッファアンプを含み、前記出力イネーブル信号は前記
導電性接続端子を介してプリント基板へ接続されること
を特徴とする。
According to the present invention, there is provided an insertion groove for accommodating a connection portion of a printed circuit board, and a plurality of conductive connection terminals are provided at least one space apart from the printed circuit board.
A card edge connector which is incorporated in a row and which is connected to an external terminal projecting outside the housing by relaying at least one interface means mounted in an insulative housing, wherein a part of the conductive connection terminal is connected to the interface. The means includes a buffer amplifier having an output enable signal input, the output enable signal being connected to the printed circuit board via the conductive connection terminal.

【0015】[0015]

【実施例】次に、本発明の実施例について図面を参照し
て説明する。
Embodiments of the present invention will now be described with reference to the drawings.

【0016】図1は本発明の一実施例を示すブロック図
である。
FIG. 1 is a block diagram showing an embodiment of the present invention.

【0017】本発明の実施例のカードエッジコネクタの
機械的構造は、図2(a),(b)に示した従来のカー
ドエッジコネクタの構造と全く同じで良いが、電気的な
ブロック図が異なるので図1をもって説明する。
The mechanical structure of the card edge connector of the embodiment of the present invention may be exactly the same as the structure of the conventional card edge connector shown in FIGS. 2 (a) and 2 (b), but an electrical block diagram is shown. Since they are different, they will be described with reference to FIG.

【0018】ここでは、説明を簡単にするために、プリ
ント基板1側の入力信号を3本、出力信号を2本に限定
してある。
Here, in order to simplify the explanation, the number of input signals on the printed circuit board 1 side is limited to three and the number of output signals is limited to two.

【0019】図1に示すように、まず、バックボード7
からの入力信号は、従来と同様にシュミット型バッファ
51,52,53で受け、カードエッジ部4を介してプ
リント基板1に実装されるLSI11へと接続される。
一方、LSI11からの出力信号は、出力イネーブル信
号入力付バッファ54,55を介してバックボード7の
印刷配線71へと渡される。
As shown in FIG. 1, first, the backboard 7
The input signal from is received by the Schmitt type buffers 51, 52 and 53 as in the conventional case, and is connected to the LSI 11 mounted on the printed board 1 via the card edge portion 4.
On the other hand, the output signal from the LSI 11 is passed to the printed wiring 71 of the backboard 7 via the output enable signal input buffers 54 and 55.

【0020】プリント基板1がカードエッジ部4に接続
されていない状態では導電性接続端子45,47はオー
プンであるから出力イネーブル信号入力付バッファ5
4,55の出力イネーブル信号はハイレベルとなり、そ
の出力はハイインピーダンスとなる。出力イネーブル信
号は、プリント基板1がカードエッジ部4に接続された
後にイネーブルとなるようLSI11を制御することに
より接続時の過渡的なノイズがバックボード7側へ伝搬
を防ぐことができる。
When the printed circuit board 1 is not connected to the card edge portion 4, the conductive connection terminals 45 and 47 are open, so that the output enable signal input buffer 5 is provided.
The output enable signals of 4, 55 become high level, and their outputs become high impedance. By controlling the LSI 11 so that the output enable signal is enabled after the printed circuit board 1 is connected to the card edge portion 4, transient noise at the time of connection can be prevented from propagating to the backboard 7 side.

【0021】以上の説明では、カードエッジコネクタは
プリント基板の接続部が基板の片面のみという例を前提
として説明したが、接続部が両面にあるような場合でも
本実施例は実施可能である。
In the above description, the card edge connector has been described on the assumption that the printed circuit board is connected to only one side of the board. However, the present embodiment can be implemented even when the connected section is on both sides.

【0022】[0022]

【発明の効果】以上説明したように本発明は、インター
フェース回路に出力イネーブル信号入力付バッファアン
プを採用し、その出力を接続するプリント基板から制御
できるようカードエッジコネクタに導電性接続端子を設
けたため、運用中でのプリント基板交換を装置の動作に
何ら影響を与えずに行うことが可能となり、装置の信頼
性の向上を図ることができるという効果がある。
As described above, the present invention employs the buffer amplifier with the output enable signal input in the interface circuit and provides the card edge connector with the conductive connection terminal so that the output can be controlled by the printed circuit board. The printed circuit board can be replaced during operation without affecting the operation of the apparatus, and the reliability of the apparatus can be improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing an embodiment of the present invention.

【図2】従来のカードエッジコネクタの構造の一例を示
す断面図及びそのA−A′線断面図である。
FIG. 2 is a cross-sectional view showing an example of the structure of a conventional card edge connector and a cross-sectional view taken along the line AA ′.

【図3】図2のカードエッジコネクタの電気的接続関係
を示すブロック図である。
FIG. 3 is a block diagram showing an electrical connection relationship of the card edge connector of FIG.

【図4】図2のカードエッジコネクタを使用した装置の
構成図である。
FIG. 4 is a configuration diagram of an apparatus using the card edge connector of FIG.

【図5】従来の電子機器の一例の構成図である。FIG. 5 is a configuration diagram of an example of a conventional electronic device.

【符号の説明】[Explanation of symbols]

1 プリント基板 2,203 接続部 3 樹脂製ハウジング 4 カードエッジ部 15,40〜49,401〜403 導電性接続端子 5 インターフェース回路 6,60〜67 外部接続端子 7 バックボード 8 挿入溝 11〜14 LSI 31,32,501〜503 コネクタ 51〜53,511 シュミット型バッファ 54,55 出力イネーブル信号入力付バッファ 56〜58,512,513 バッファ 71 印刷配線 111,112 経路 DESCRIPTION OF SYMBOLS 1 Printed circuit board 2,203 Connection part 3 Resin housing 4 Card edge part 15,40-49,401-403 Conductive connection terminal 5 Interface circuit 6,60-67 External connection terminal 7 Backboard 8 Insertion groove 11-14 LSI 31, 32, 501-503 Connector 51-53, 511 Schmitt type buffer 54, 55 Output enable signal input buffer 56-58, 512, 513 Buffer 71 Printed wiring 111, 112 Path

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 プリント基板の接続部を収容する挿入溝
を有し、複数の導電性接続端子が前記プリント基板の挿
入間隔を隔てて少なくとも1列に組み込まれ、前記導電
性接続端子の一部が絶縁性ハウジング内に実装される少
なくとも1つのインターフェース手段を中継して前記ハ
ウジング外に突出する外部端子に接続されるカードエッ
ジコネクタにおいて、前記インターフェース手段が出力
イネーブル信号入力を有するバッファアンプを含み、前
記出力イネーブル信号は前記導電性接続端子を介してプ
リント基板へ接続されることを特徴とするカードエッジ
コネクタ。
1. A plurality of conductive connection terminals having an insertion groove for accommodating a connection portion of the printed circuit board, the conductive connection terminals being assembled in at least one row at intervals of the insertion of the printed circuit board, and a part of the conductive connection terminal. A card edge connector connected to an external terminal projecting outside the housing by relaying at least one interface means mounted in an insulative housing, the interface means including a buffer amplifier having an output enable signal input, The card edge connector, wherein the output enable signal is connected to a printed circuit board through the conductive connection terminal.
JP4154871A 1992-06-15 1992-06-15 Card edge connector Withdrawn JPH0668942A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4154871A JPH0668942A (en) 1992-06-15 1992-06-15 Card edge connector

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4154871A JPH0668942A (en) 1992-06-15 1992-06-15 Card edge connector

Publications (1)

Publication Number Publication Date
JPH0668942A true JPH0668942A (en) 1994-03-11

Family

ID=15593752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4154871A Withdrawn JPH0668942A (en) 1992-06-15 1992-06-15 Card edge connector

Country Status (1)

Country Link
JP (1) JPH0668942A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1050428A (en) * 1996-07-30 1998-02-20 Alps Electric Co Ltd Connector for ic card
JP2015028471A (en) * 2013-07-05 2015-02-12 株式会社デンソー Inspection system for audio circuit product and audio circuit product

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1050428A (en) * 1996-07-30 1998-02-20 Alps Electric Co Ltd Connector for ic card
JP2015028471A (en) * 2013-07-05 2015-02-12 株式会社デンソー Inspection system for audio circuit product and audio circuit product

Similar Documents

Publication Publication Date Title
KR100340285B1 (en) Memory module having series-connected printed circuit boards
US8143966B2 (en) Coupling cancellation scheme
US6791165B2 (en) Device for shielding transmission lines from ground or power supply
US6046653A (en) Printed circuit board unit with a wiring line providing termination resistance
US7256594B2 (en) Method and apparatus for testing semiconductor devices using the back side of a circuit board
KR100317761B1 (en) Semiconductor device
EP0414014B1 (en) Semiconductor device and method of testing the same
US5966293A (en) Minimal length computer backplane
US6587907B1 (en) System and method for generating a clock delay within an interconnect cable assembly
JPH0668942A (en) Card edge connector
JP2001230504A (en) Flexible wiring board and its connection structure to circuit board
US5406197A (en) Apparatus for controlling test inputs of circuits on an electronic module
JPH0613421A (en) Integrated circuit device
KR100505641B1 (en) Memory module and memory system having the same
US6601125B1 (en) Minimizing signal stub length for high speed busses
JP3166721B2 (en) Stack structure of stacked semiconductor device
JPH05108223A (en) Card edge connector
JPH07200114A (en) Bus circuit device
JP2833310B2 (en) Terminating resistor circuit and attaching / detaching method of terminating resistor
JP2967641B2 (en) Unit board mounting status check circuit
KR20010072347A (en) Isolated high-speed communication bus
JP2001169314A (en) Transmission interface device
JPH0415999B2 (en)
JPH0387959A (en) Bus slot structure
JPH0722764A (en) Terminator circuit connecting structure

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990831