JPH042145U - - Google Patents

Info

Publication number
JPH042145U
JPH042145U JP4106390U JP4106390U JPH042145U JP H042145 U JPH042145 U JP H042145U JP 4106390 U JP4106390 U JP 4106390U JP 4106390 U JP4106390 U JP 4106390U JP H042145 U JPH042145 U JP H042145U
Authority
JP
Japan
Prior art keywords
signal
input terminal
storage means
signal level
binarized
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4106390U
Other languages
Japanese (ja)
Other versions
JPH0749879Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990041063U priority Critical patent/JPH0749879Y2/en
Publication of JPH042145U publication Critical patent/JPH042145U/ja
Application granted granted Critical
Publication of JPH0749879Y2 publication Critical patent/JPH0749879Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第１図乃至第３図は本考案の一実施例を示すも
ので、第１図は全体の回路図、第２図の各出力信
号のタイミングチヤート、第３図は入力と出力と
の関係を示す真理値図である。そして、第４図及
び第５図は従来例を示す夫々第１図及び第２図相
当図である。 図中、１５……フリツプフロツプ回路（記憶手
段）、１７……デジタル信号処理装置、２２……
出力手段である。 Figures 1 to 3 show one embodiment of the present invention. Figure 1 is an overall circuit diagram, Figure 2 is a timing chart of each output signal, and Figure 3 shows the relationship between input and output. FIG. 4 and 5 are views corresponding to FIG. 1 and FIG. 2, respectively, showing a conventional example. In the figure, 15... flip-flop circuit (storage means), 17... digital signal processing device, 22...
It is an output means.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 信号入力端子に与えられる二値化信号に含まれ
るノイズを除去して出力する二値化信号出力装置
であつて、前記信号入力端子の信号レベルを一定
の基準周期毎に更新記憶する記憶手段と、この記
憶手段の記憶動作後から所定時間経過したタイミ
ングで記憶手段の記憶信号レベルと前記入力端子
の信号レベルとが一致したときのみ信号入力端子
の信号レベルに応じた信号を出力する出力手段と
を備えたことを特徴とする二値化信号出力装置。 A binarized signal output device that removes noise contained in a binarized signal applied to a signal input terminal and outputs the same, comprising a storage means for updating and storing the signal level of the signal input terminal at every fixed reference period. , output means that outputs a signal corresponding to the signal level of the signal input terminal only when the stored signal level of the storage means and the signal level of the input terminal match at a timing when a predetermined period of time has elapsed after the storage operation of the storage means; A binarized signal output device comprising:
JP1990041063U 1990-04-17 1990-04-17 Binary signal output device Expired - Lifetime JPH0749879Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990041063U JPH0749879Y2 (en) 1990-04-17 1990-04-17 Binary signal output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990041063U JPH0749879Y2 (en) 1990-04-17 1990-04-17 Binary signal output device

Publications (2)

Publication Number Publication Date
JPH042145U true JPH042145U (en) 1992-01-09
JPH0749879Y2 JPH0749879Y2 (en) 1995-11-13

Family

ID=31551405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990041063U Expired - Lifetime JPH0749879Y2 (en) 1990-04-17 1990-04-17 Binary signal output device

Country Status (1)

Country Link
JP (1) JPH0749879Y2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5058935U (en) * 1973-10-01 1975-05-31

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50146254A (en) * 1974-05-14 1975-11-22

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50146254A (en) * 1974-05-14 1975-11-22

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5058935U (en) * 1973-10-01 1975-05-31

Also Published As

Publication number Publication date
JPH0749879Y2 (en) 1995-11-13

Similar Documents

Publication Publication Date Title
JPH042145U (en)
JPS63184497U (en)
JPS60169799U (en) message device
JPH0210633U (en)
JPS59118007U (en) Output circuit
JPS6025240U (en) frequency conversion circuit
JPS648853U (en)
JPS6356826U (en)
JPS60132699U (en) integrated circuit
JPS5986742U (en) Programmable timing generation circuit
JPS61103969U (en)
JPS6257468U (en)
JPS5823433U (en) noise suppression circuit
JPS5897799U (en) Sampling hold circuit
JPS5832476U (en) microprocessor analyzer
JPS5839642U (en) Direct memory access control device
JPS62127671U (en)
JPS59174760U (en) Delayed detection circuit
JPH0224669U (en)
JPS62121652U (en)
JPH01107270U (en)
JPS59122588U (en) display device
JPS6092326U (en) Numerical input device
JPS6074337U (en) random pattern generator
JPS6043081U (en) Synchronous signal compensation circuit