JPH0410431U - - Google Patents
Info
- Publication number
- JPH0410431U JPH0410431U JP1990050923U JP5092390U JPH0410431U JP H0410431 U JPH0410431 U JP H0410431U JP 1990050923 U JP1990050923 U JP 1990050923U JP 5092390 U JP5092390 U JP 5092390U JP H0410431 U JPH0410431 U JP H0410431U
- Authority
- JP
- Japan
- Prior art keywords
- amplitude
- digital signal
- delay
- delay stage
- cmos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006835 compression Effects 0.000 claims 2
- 238000007906 compression Methods 0.000 claims 2
- 230000001934 delay Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
Landscapes
- Pulse Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990050923U JPH0410431U (ko) | 1990-05-16 | 1990-05-16 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1990050923U JPH0410431U (ko) | 1990-05-16 | 1990-05-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0410431U true JPH0410431U (ko) | 1992-01-29 |
Family
ID=31569896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1990050923U Pending JPH0410431U (ko) | 1990-05-16 | 1990-05-16 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0410431U (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006139519A (ja) * | 2004-11-11 | 2006-06-01 | Advantest Corp | 電源回路、及び試験装置 |
-
1990
- 1990-05-16 JP JP1990050923U patent/JPH0410431U/ja active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006139519A (ja) * | 2004-11-11 | 2006-06-01 | Advantest Corp | 電源回路、及び試験装置 |
JP4549160B2 (ja) * | 2004-11-11 | 2010-09-22 | 株式会社アドバンテスト | 試験装置 |
KR101218910B1 (ko) * | 2004-11-11 | 2013-01-07 | 주식회사 아도반테스토 | 전원 회로 및 시험 장치 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0410431U (ko) | ||
EP0771074A3 (en) | Dynamic CMOS circuits | |
ES2011570A6 (es) | Circuito para medir inductancia variable. | |
JPS61131130U (ko) | ||
JPS61139025U (ko) | ||
JPH0295988U (ko) | ||
JPH0383494U (ko) | ||
JPH0419826U (ko) | ||
JPS6216080Y2 (ko) | ||
JPH01136998U (ko) | ||
JPH0476736U (ko) | ||
JPH01137612U (ko) | ||
JPH0353098U (ko) | ||
JPH045721U (ko) | ||
JPH01177610U (ko) | ||
JPS6188199U (ko) | ||
JPH0344923U (ko) | ||
JPS6149400U (ko) | ||
JPH048538U (ko) | ||
JPS6356827U (ko) | ||
JPH0461922U (ko) | ||
JPH01115332U (ko) | ||
JPS61176866U (ko) | ||
JPS62103362U (ko) | ||
JPS59158130A (ja) | 相補型電界効果トランジスタを用いたスイツチング回路 |