JPH03239041A - Alarm system - Google Patents

Alarm system

Info

Publication number
JPH03239041A
JPH03239041A JP2035208A JP3520890A JPH03239041A JP H03239041 A JPH03239041 A JP H03239041A JP 2035208 A JP2035208 A JP 2035208A JP 3520890 A JP3520890 A JP 3520890A JP H03239041 A JPH03239041 A JP H03239041A
Authority
JP
Japan
Prior art keywords
level
signal
output
detection circuit
modulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2035208A
Other languages
Japanese (ja)
Other versions
JP2536649B2 (en
Inventor
Atsushi Yasuse
安瀬 淳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2035208A priority Critical patent/JP2536649B2/en
Publication of JPH03239041A publication Critical patent/JPH03239041A/en
Application granted granted Critical
Publication of JP2536649B2 publication Critical patent/JP2536649B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To allow an alarm for a modulation panel only to be raised accurately by applying logic arithmetic operation to an output of a level reduction detection circuit and an output of an output pulse interrupt detection circuit of a pre-stage sending a digital signal to the modulation panel. CONSTITUTION:When a data signal (d) is interrupted, a pulse interruption detection circuit 7 detects pulse interruption and a DPU alarm is generated. In this case, a pulse interrupt signal (m) goes to logical '1' and a modulation panel alarm is not raised even when a level decrease signal (n) is logical '0' or logical '1' from a logic circuit 8. When the data signal (d) is outputted normally from a TXDPU 1 and the modulation panel 2 is faulty, no DPU alarm is raised and the pulse interrupt signal (m) goes to logical '0'. The level of a modulation signal (l) of the modulation panel 2 is decreased and decreased to the level lower than a level decrease detection level LT1, the level decrease signal (n) outputted from the level decrease detection circuit 6 goes to logical '1' and a signal of logical '1', that is, the modulation panel alarm is raised from the logic circuit 8.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はアラーム方式に関し、特にディジタル無線通信
回線において多値変調を行う変調盤のアラーム方式に関
する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to an alarm method, and particularly to an alarm method for a modulation board that performs multilevel modulation in a digital wireless communication line.

〔従来の技術〕[Conventional technology]

従来、ディジタル無線通信回線に用いられる多値変調の
変調盤において、変調信号の出力レベル低下を検出して
変調盤のみのアラームを出す方式がある。変調盤のアラ
ームは、通常、変調信号のレベルのみを検出して発動し
ている。
2. Description of the Related Art Conventionally, in a modulation board for multilevel modulation used in a digital wireless communication line, there is a method of detecting a decrease in the output level of a modulation signal and issuing an alarm only for the modulation board. The alarm on the modulation board is normally activated by detecting only the level of the modulation signal.

従来、変調盤のアラームをどのように発動していたかに
ついて、第3図、第4図を参照して説明する。
How the alarm of the modulation board was conventionally activated will be explained with reference to FIGS. 3 and 4.

第3図は、多値変調の一例として、16値直交振幅変調
の信号点配置を示す。
FIG. 3 shows a signal point arrangement of 16-value orthogonal amplitude modulation as an example of multi-value modulation.

第3図のal + al 1 al 1 a4は、16
値直行振幅変調信号の位相平面を4象限に分けたときの
、ある象限の信号点の配置を示す、これら各信号点での
変調信号レベルを第4図に示す、第4図のり、は変調盤
及びその前段部分がすべて正常であるときの変調信号レ
ベルである。1,12は変調信号のレベル低下検出レベ
ルであり、変調信号レベルが最小になる信号点a4での
変調信号レベルの、例えば、3dB下に設定する。
al + al 1 al 1 a4 in Figure 3 is 16
When the phase plane of the orthogonal amplitude modulation signal is divided into four quadrants, the arrangement of signal points in a certain quadrant is shown in Figure 4. The modulation signal level at each of these signal points is shown in Figure 4. This is the modulation signal level when the board and its previous stage are all normal. 1 and 12 are level drop detection levels of the modulated signal, which are set to, for example, 3 dB below the modulated signal level at the signal point a4 where the modulated signal level is the minimum.

変調盤のアラームは、変調信号レベルがレベル低下検出
レベルLT2より上か下かをレベル低下検出回路により
検出して出している。すべてが正常の場合、変調信号レ
ベルがし、となり、レベル低下検出レベルLT2より上
になり、アラームは発動されない、また、変調盤の入力
が断になり変調盤が正常の場合、変調信号レベルが信号
点ala2.a3 、a4のいずれかでのレベルになり
、変調盤のアラームは発動されない。変調盤に異常があ
る場合、変調信号レベルがレベル低下検出レベルLT2
より低くなり、アラームが発動されて変調盤の異常を示
す。
The modulation board alarm is issued by detecting whether the modulation signal level is above or below the level drop detection level LT2 by a level drop detection circuit. If everything is normal, the modulation signal level will be higher than the level drop detection level LT2, and no alarm will be activated.Also, if the input to the modulation board is cut off and the modulation board is normal, the modulation signal level will be Signal point ala2. The level will be at either a3 or a4, and the alarm on the modulation board will not be activated. If there is an abnormality in the modulation board, the modulation signal level will reach the level drop detection level LT2.
The alarm will be activated to indicate a problem with the modulation board.

第5図は従来のかかるアラーム方式の一例を示すブロッ
ク図である。
FIG. 5 is a block diagram showing an example of such a conventional alarm system.

第5図の従来例は、送信ディジタル信号処理盤(TXD
PU)1と、変調盤9とを具備して構成されている。変
調盤9は、D−A変換器3と、掛算器4と、搬送波発振
器5と、レベル低下検出回路10とを備えて構成されて
いる。
The conventional example shown in Fig. 5 is a transmission digital signal processing board (TXD).
PU) 1 and a modulation board 9. The modulation board 9 includes a DA converter 3, a multiplier 4, a carrier wave oscillator 5, and a level drop detection circuit 10.

第5図に示す従来例は、TXDPUIの出力であるデー
タ信号dをD−A変換器3によってベースバンド信号す
に変換する。多値の直交振幅変調を行うので、D−A変
換器3は2チヤンネルを含んでいる。搬送波発振器5の
出力を、掛算器4によって、D−A変換器3の出力であ
るベースバンド信号すで直交振幅変調し、変調信号1を
出力する。
In the conventional example shown in FIG. 5, the data signal d, which is the output of the TXDPUI, is converted into a baseband signal by the DA converter 3. Since multilevel orthogonal amplitude modulation is performed, the DA converter 3 includes two channels. The output of the carrier wave oscillator 5 is subjected to quadrature amplitude modulation by the multiplier 4 using the baseband signal which is the output of the DA converter 3, and a modulated signal 1 is output.

レベル低下検出回路10は変調信号gのレベルを検出し
てレベル低下信号kを出力する。変調信号gのレベルが
レベル低下検出レベルより低いとき、レベル低下信号k
が出力され変調盤9のアラームとなる。
A level drop detection circuit 10 detects the level of the modulated signal g and outputs a level drop signal k. When the level of the modulation signal g is lower than the level drop detection level, the level drop signal k
is output and becomes an alarm for the modulation board 9.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来のアラーム方式は、変調盤の変調信号レベ
ルの低下を検出するだけでアラームとしていたので、レ
ベル低下検出は変調信号レベルが最小になる信号点での
変調信号レベル(最小信号レベル〉以下という低いしき
い値レベルで行わなければならず、そのため、レベル低
下検出レベルが不安定となり、変調盤のアラームを正確
に出力し難い欠点がある。また多値化の種類により変調
信号の最小信号レベルが異なるので、レベル低下検出レ
ベルを多値化の種類により変更しなければならないとい
う欠点がある。
In the conventional alarm method described above, an alarm is generated only by detecting a drop in the modulation signal level of the modulation board, so the level drop detection is performed when the modulation signal level at the signal point where the modulation signal level is the minimum (minimum signal level) or lower is detected. This has to be done at a low threshold level of Since the levels are different, there is a drawback that the level drop detection level must be changed depending on the type of multi-value quantization.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のアラーム方式は、出力パルス断検出回路を有す
る前段部分の出力を受け多値変調信号を出力する変調盤
のアラーム方式において、前記多値変調信号の出力レベ
ル低下を検出するレベル低下検出回路と、前記出力パル
ス断検出回路の出力と前記レベル低下検出回路の出力と
の論理演算をする論理回路とを備えている。
The alarm system of the present invention is an alarm system for a modulation board that receives the output of a front-stage section that has an output pulse cutoff detection circuit and outputs a multi-level modulation signal, in which a level drop detection circuit detects a drop in the output level of the multi-level modulation signal. and a logic circuit that performs a logical operation on the output of the output pulse interruption detection circuit and the output of the level drop detection circuit.

また、前記出力パルス断検出回路は前記前段部分の出力
パルス断を検出して論理値1を出力し、前記レベル低下
検出回路は前記多値変調信号の出力レベル低下を検出し
て論理値1を出力し、前記論理回路は前記出力パルス断
検出回路の出力が論理値Oであるとき前記レベル低下検
出回路の出力をそのまま出力し論理値1であるとき論理
値Oを出力するようにしてもよい。
Further, the output pulse interruption detection circuit detects an output pulse interruption in the previous stage portion and outputs a logic value of 1, and the level drop detection circuit detects a reduction in the output level of the multilevel modulation signal and outputs a logic value of 1. The logic circuit may output the output of the level drop detection circuit as is when the output of the output pulse break detection circuit is a logic value O, and output the logic value O when the output is a logic value 1. .

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例を示すブロック図である。FIG. 1 is a block diagram showing one embodiment of the present invention.

第1図に示す実施例は、データ信号dを出力する送信デ
ィジタル信号処理盤(TXDPU)1と、データ信号d
を入力して変調信号1を出力する変調盤2とを具備して
構成されている。TXDPUIは、出力データ信号dの
有、無を検出するパルス断検出回路7を備えて構成され
ている。変調盤2は、データ信号dをベースバンド信号
すに変換するD−A変換器3と、ベースバンド信号すと
搬送波発振器5の出力とを入力して変調信号gを出力す
る掛算器4と、変調信号Jのレベル低下を検出するレベ
ル低下検出回路6と、レベル低下検出回路6から出力さ
れるレベル低下信号nとパルス断検出回路7から出力さ
れるパルス断信号mとの論理計算を行い変調盤アラーム
を出力する論理回路8とを備えて構成されている。
The embodiment shown in FIG. 1 includes a transmission digital signal processing unit (TXDPU) 1 that outputs a data signal d, and a
and a modulation board 2 which inputs a modulation signal 1 and outputs a modulation signal 1. The TXDPUI includes a pulse break detection circuit 7 that detects the presence or absence of the output data signal d. The modulation board 2 includes a DA converter 3 that converts the data signal d into a baseband signal, a multiplier 4 that inputs the baseband signal and the output of the carrier wave oscillator 5, and outputs a modulation signal g. A level drop detection circuit 6 detects a level drop in the modulation signal J, and a logical calculation is performed between the level drop signal n outputted from the level drop detection circuit 6 and the pulse break signal m outputted from the pulse break detection circuit 7, and the modulation is performed. A logic circuit 8 that outputs a panel alarm is also included.

TXDPUl内のパルス断検出回路7はデータ信号dが
変調盤に出力されているか否がを検出する回路である。
The pulse break detection circuit 7 in the TXDPU1 is a circuit that detects whether the data signal d is being output to the modulation board.

データ信号dが断になったとき、パルス断検出回路7に
よってDPUアラームが出力され、同時に、パルス断信
号mが変調盤2に送られる。変調盤2内のレベル低下検
出回路6は変調信号1のレベル低下を検出してレベル低
下信号nを出力する。レベル低下検出回路6のレベル低
下検出レベルLTlは、第2図に示すように、正常時の
変調信号レベルL、の、例えば、3dB下のレベルに設
定する。
When the data signal d is disconnected, a DPU alarm is output by the pulse disconnection detection circuit 7, and at the same time, a pulse disconnection signal m is sent to the modulation board 2. A level drop detection circuit 6 in the modulation board 2 detects a level drop in the modulation signal 1 and outputs a level drop signal n. As shown in FIG. 2, the level drop detection level LTl of the level drop detection circuit 6 is set to a level that is, for example, 3 dB below the modulation signal level L during normal operation.

TXDPUIからのデータ信号d及び変調盤2が共に正
常な場合、変調信号レベルがり、どなってレベルLT1
より上になり、レベル低下信号nは出力されず°“0”
となり、パルス断信号mも出力されず“0”となり、変
調盤アラームも論理回路8からの出力が“O″となり、
発動されない。
When the data signal d from TXDPUI and the modulation board 2 are both normal, the modulation signal level rises and the level LT1
The level drop signal n is not output and becomes “0”.
As a result, the pulse break signal m is not output and becomes "0", and the modulation board alarm output from the logic circuit 8 becomes "O".
Not triggered.

データ信号dが断となった場合は、パルス断検出回路7
でパルス断が検出されり、PUアラームが発動される。
When the data signal d is disconnected, the pulse disconnection detection circuit 7
A pulse interruption is detected and the PU alarm is activated.

このとき、パルス断信号mが1”となり、論理回路8か
らは、レベル低下信号nが“0”でも“°1”でも、変
調盤アラームは発動されない。
At this time, the pulse break signal m becomes 1'', and the modulation board alarm is not activated from the logic circuit 8 even if the level drop signal n is 0 or 1.

データ信号dが正常にTXDPUlより出力され変調盤
2に異常がある場合は、DPUアラームは発動されず、
パルス断信号mも“O”となる。
If the data signal d is normally output from TXDPUl and there is an abnormality in the modulation board 2, the DPU alarm will not be activated.
The pulse break signal m also becomes "O".

変調盤2の変調信号工のレベルは低下し、レベル低下検
出レベルLT1より低くなって、レベル低下検出回路6
が出力するレベル低下信号nが“°1”となり、論理回
路8から“1″の信号、すなわち、変調盤アラームが発
動される。
The level of the modulation signal of the modulation board 2 decreases and becomes lower than the level drop detection level LT1, and the level drop detection circuit 6
The level reduction signal n outputted by the controller becomes "°1", and a signal of "1", that is, a modulation board alarm is activated from the logic circuit 8.

以上、16値直交振幅変調の変調盤の場合について本発
明の詳細な説明したが、パルス断検出回路及びレベル低
下検出回路とこれらの出力を論理計算する論理回路とを
備えることができる限り、多値変調方式の種類にかかわ
らずすべての変調盤のアラームに本発明を適用すること
ができる。
The present invention has been described in detail in the case of a 16-level quadrature amplitude modulation modulator, but as long as it is equipped with a pulse break detection circuit, a level drop detection circuit, and a logic circuit for logically calculating the outputs of these, it can be The present invention can be applied to all modulation board alarms regardless of the type of value modulation method.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明のアラーム方式は、変調盤が
出力する多値変調信号の出力レベル低下を検出するレベ
ル低下検出回路の検出レベルを一定レベルに設定したと
きのレベル低下検出回路の出力と、変調盤にディジタル
信号を送る前段部分の出力パルス断検出回路の出力とを
論理濱纂することにより、レベル低下検出回路の検出レ
ベルを変調信号の最小信号レベルより低くしなくとも、
出力パルス断検出回路がパルス断信号を出力したときに
変調盤アラームは出さず、前段部分の出力が変調盤に入
力され多値変調信号の出力レベルがレベル低下検出レベ
ルになったときのみ変調盤アラームを出すことができ、
従来におけるより高くレベル低下検出レベルを設定して
変調盤だけのアラームを正確に出すことができるという
効果がある。
As explained above, the alarm system of the present invention detects the output level of the level drop detection circuit when the detection level of the level drop detection circuit that detects the drop in the output level of the multilevel modulation signal output from the modulation board is set to a constant level. By logically concatenating the output of the output pulse disconnection detection circuit in the front stage that sends the digital signal to the modulation board, the detection level of the level drop detection circuit can be made lower than the minimum signal level of the modulation signal.
A modulation board alarm is not issued when the output pulse break detection circuit outputs a pulse break signal, and the modulation board is activated only when the output of the previous stage is input to the modulation board and the output level of the multilevel modulation signal reaches the level drop detection level. can issue an alarm,
The effect is that the level drop detection level can be set higher than in the past, and an alarm can be accurately issued only for the modulation board.

また、多値変調方式の種類によらずレベル低下検出回路
の検出レベルを一定レベルに設定することができるので
、多値変調方式の種類によらず同じレベル低下検出回路
が使用でき変更を必要としないという効果がある。
In addition, the detection level of the level drop detection circuit can be set to a constant level regardless of the type of multilevel modulation method, so the same level drop detection circuit can be used regardless of the type of multilevel modulation method, and no changes are required. It has the effect of not doing so.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明のアラーム方式の一実施例を示すブロッ
ク図、第2図は第1図におけるレベル低下検出回路6の
レベル低下検出レベルLT、を説明するための図、第3
図は16値直交振幅変調の信号点配置を示す図、第4図
は従来のアラーム方式の一例を示すブロック図、第5図
は第4図におけるレベル低下検出回路10のレベル低下
検出レベルL、T2を説明するための図である。 1・・・送信ディジタル信号処理盤(TXDPU)、2
・・・変調盤、3・・・D−A変換器、4・・・掛算器
、5・・・搬送波発振器、 6・・・レベル低下検出回路、 7・・・ パルス断検出回路、 8・・・論理回路。
FIG. 1 is a block diagram showing an embodiment of the alarm system of the present invention, FIG. 2 is a diagram for explaining the level drop detection level LT of the level drop detection circuit 6 in FIG. 1, and FIG.
The figure shows the signal point arrangement of 16-value orthogonal amplitude modulation, FIG. 4 is a block diagram showing an example of a conventional alarm system, and FIG. 5 shows the level drop detection level L of the level drop detection circuit 10 in FIG. It is a figure for explaining T2. 1... Transmission digital signal processing unit (TXDPU), 2
... Modulation board, 3... D-A converter, 4... Multiplier, 5... Carrier wave oscillator, 6... Level drop detection circuit, 7... Pulse break detection circuit, 8. ...Logic circuit.

Claims (1)

【特許請求の範囲】 1、出力パルス断検出回路を有する前段部分の出力を受
け多値変調信号を出力する変調盤のアラーム方式におい
て、前記多値変調信号の出力レベル低下を検出するレベ
ル低下検出回路と、前記出力パルス断検出回路の出力と
前記レベル低下検出回路の出力との論理演算をする論理
回路とを備えたことを特徴とするアラーム方式。 2、前記出力パルス断検出回路は前記前段部分の出力パ
ルス断を検出して論理値1を出力し、前記レベル低下検
出回路は前記多値変調信号の出力レベル低下を検出して
論理値1を出力し、前記論理回路は前記出力パルス断検
出回路の出力が論理値0であるとき前記レベル低下検出
回路の出力をそのまま出力し論理値1であるとき論理値
0を出力することを特徴とする請求項1記載のアラーム
方式。
[Claims] 1. Level drop detection for detecting a drop in the output level of the multi-value modulation signal in an alarm method for a modulation board that receives the output of a front-stage section having an output pulse cut-off detection circuit and outputs a multi-value modulation signal. An alarm system comprising: a circuit; and a logic circuit that performs a logical operation on the output of the output pulse cutoff detection circuit and the output of the level drop detection circuit. 2. The output pulse disconnection detection circuit detects the output pulse disconnection in the previous stage portion and outputs a logical value 1, and the level drop detection circuit detects a decrease in the output level of the multilevel modulation signal and outputs a logical value 1. and the logic circuit outputs the output of the level drop detection circuit as it is when the output of the output pulse break detection circuit is a logic value of 0, and outputs the logic value of 0 when the output is a logic value of 1. The alarm method according to claim 1.
JP2035208A 1990-02-16 1990-02-16 Alarm method Expired - Fee Related JP2536649B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2035208A JP2536649B2 (en) 1990-02-16 1990-02-16 Alarm method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2035208A JP2536649B2 (en) 1990-02-16 1990-02-16 Alarm method

Publications (2)

Publication Number Publication Date
JPH03239041A true JPH03239041A (en) 1991-10-24
JP2536649B2 JP2536649B2 (en) 1996-09-18

Family

ID=12435430

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2035208A Expired - Fee Related JP2536649B2 (en) 1990-02-16 1990-02-16 Alarm method

Country Status (1)

Country Link
JP (1) JP2536649B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4805272B2 (en) * 2005-09-08 2011-11-02 富士通株式会社 Transmitter

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01231546A (en) * 1988-03-11 1989-09-14 Nec Corp Alarm display system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01231546A (en) * 1988-03-11 1989-09-14 Nec Corp Alarm display system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4805272B2 (en) * 2005-09-08 2011-11-02 富士通株式会社 Transmitter

Also Published As

Publication number Publication date
JP2536649B2 (en) 1996-09-18

Similar Documents

Publication Publication Date Title
JPS61267136A (en) Interruption system for information processing system
JPH03239041A (en) Alarm system
JP3569022B2 (en) Automatic identification threshold control device
US5285459A (en) HDB3 code violation detector
KR100304131B1 (en) VSB mode detection system with comb filter
JP3036991B2 (en) Balanced transmission line disconnection detection circuit
JPS6335045A (en) Phase hit compensating device
GB2324688A (en) A modem in which bit rate is determined using the width of a start bit
JPH098671A (en) Bus transmission system
JP3221259B2 (en) Bus type duplex transmission equipment
JPS615654A (en) Initial setting system of digital line terminator
KR0139968B1 (en) Redundancy Status Decision Circuit of Redundancy System
JP3232797B2 (en) Receiver circuit with carrier sense
JPS5823023B2 (en) Reception data signal generation circuit
JP2546176B2 (en) Alarm transfer method
JPH0340539A (en) Device for detecting disconnection of optical signal input
JPS61270952A (en) Data transmitting system
JPH04299632A (en) Waveform shaping circuit
JPS5810991A (en) Remote monitor controller
JPH05257871A (en) Databus control system
JPS60263548A (en) Switching system for psk modulator and demodulator
JPH02104048A (en) Parallel interface circuit
JPH01231673A (en) Error detector circuit
JPH0983308A (en) Flip-flop circuit
JPH0512369A (en) Test pattern generation system

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees