JPH0321924B2 - - Google Patents
Info
- Publication number
- JPH0321924B2 JPH0321924B2 JP56189776A JP18977681A JPH0321924B2 JP H0321924 B2 JPH0321924 B2 JP H0321924B2 JP 56189776 A JP56189776 A JP 56189776A JP 18977681 A JP18977681 A JP 18977681A JP H0321924 B2 JPH0321924 B2 JP H0321924B2
- Authority
- JP
- Japan
- Prior art keywords
- card
- input
- output
- internal memory
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000004044 response Effects 0.000 claims description 5
- 238000000034 method Methods 0.000 description 15
- 238000010586 diagram Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
- G05B19/054—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/11—Plc I-O input output
- G05B2219/1188—Detection of inserted boards, inserting extra memory, availability of boards
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Programmable Controllers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18977681A JPS5892005A (ja) | 1981-11-26 | 1981-11-26 | プログラマブル・コントロ−ラ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18977681A JPS5892005A (ja) | 1981-11-26 | 1981-11-26 | プログラマブル・コントロ−ラ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5892005A JPS5892005A (ja) | 1983-06-01 |
JPH0321924B2 true JPH0321924B2 (ko) | 1991-03-25 |
Family
ID=16247002
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18977681A Granted JPS5892005A (ja) | 1981-11-26 | 1981-11-26 | プログラマブル・コントロ−ラ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5892005A (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4697125A (en) * | 1986-03-24 | 1987-09-29 | Performance Controls, Inc. | Method and apparatus for determining shaft position and for providing commutation signals |
JPH0749594Y2 (ja) * | 1986-10-27 | 1995-11-13 | 松下電工株式会社 | 防排煙制御盤の連動制御回路 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5474090A (en) * | 1977-11-24 | 1979-06-13 | Toyoda Mach Works Ltd | Sequence controller |
-
1981
- 1981-11-26 JP JP18977681A patent/JPS5892005A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5474090A (en) * | 1977-11-24 | 1979-06-13 | Toyoda Mach Works Ltd | Sequence controller |
Also Published As
Publication number | Publication date |
---|---|
JPS5892005A (ja) | 1983-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0076629B1 (en) | Reconfigureable memory system | |
JP3030342B2 (ja) | カード | |
EP0182044A2 (en) | Initialization apparatus for a data processing system with a plurality of input/output and storage controller connected to a common bus. | |
JPH0715665B2 (ja) | パーソナルコンピユータ | |
JPH0321924B2 (ko) | ||
KR920010977B1 (ko) | 개선된 성능의 메모리 버스 아키텍쳐(memory bus architecture) | |
JP3635996B2 (ja) | 情報処理システム | |
WO1989003560A1 (en) | Apparatus for protecting local memory in a multiprocessor system | |
JPH0122653B2 (ko) | ||
JP3450070B2 (ja) | Icカード | |
JPS6316779B2 (ko) | ||
KR0141079B1 (ko) | 메모리 맵방식 입출력영역의 자동인식 장치 | |
EP0217348B1 (en) | Memory connected state detecting circuit | |
JP3131918B2 (ja) | メモリ装置 | |
KR900008069B1 (ko) | 프로그램어블 로직 콘트롤러에서 비트어드레싱 방식을 이용한 데이터 메모리회로 | |
JPH0756847A (ja) | ポータブルコンピュータ | |
JP2687679B2 (ja) | プログラム開発装置 | |
JPH04119440A (ja) | メモリ制御装置 | |
JPH04248641A (ja) | メモリ制御装置 | |
RU2179332C1 (ru) | Вычислительная система | |
JPH0232440A (ja) | 記憶装置 | |
JPS5839343A (ja) | 複数システムの初動装置 | |
JPS5856123B2 (ja) | シ−ケンス制御装置 | |
JPH0426312B2 (ko) | ||
JPS63298515A (ja) | 半導体メモリカ−トリツジの制御装置 |