JPH0238838U - - Google Patents

Info

Publication number
JPH0238838U
JPH0238838U JP11712988U JP11712988U JPH0238838U JP H0238838 U JPH0238838 U JP H0238838U JP 11712988 U JP11712988 U JP 11712988U JP 11712988 U JP11712988 U JP 11712988U JP H0238838 U JPH0238838 U JP H0238838U
Authority
JP
Japan
Prior art keywords
signal
multiplexed
clock signal
frequency
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11712988U
Other languages
English (en)
Other versions
JPH0741228Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11712988U priority Critical patent/JPH0741228Y2/ja
Publication of JPH0238838U publication Critical patent/JPH0238838U/ja
Application granted granted Critical
Publication of JPH0741228Y2 publication Critical patent/JPH0741228Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)

Description

【図面の簡単な説明】
第１図はこの考案の実施例を示すブロツク図、
第２図は第１図の動作例を示すタイムチヤート、
第３図及び第４図はそれぞれ従来の多重化装置を
示すブロツク図である。

Claims (1)

  1. 【実用新案登録請求の範囲】 多重化出力信号と同速度のクロツク信号を受け
    、それを分周し、被多重化信号と同速度の分周ク
    ロツク信号を発生する分周回路と、 その分周回路よりの分周クロツク信号により被
    多重化信号を出力するパターン発生部と、 そのパターン発生部より出力された被多重化信
    号と、上記分周回路よりの分周クロツク信号と、
    多重化出力信号と同速度のクロツク信号とを受け
    、多重化信号を発生する多重化回路とを備えたデ
    ジタル信号多重化装置において、 上記分周クロツク信号を上記クロツク信号によ
    つて同期化して上記多重化回路へ供給する同期化
    回路を設けたことを特徴とするデジタル信号多重
    化装置。
JP11712988U 1988-09-05 1988-09-05 デジタル信号多重化装置 Expired - Lifetime JPH0741228Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11712988U JPH0741228Y2 (ja) 1988-09-05 1988-09-05 デジタル信号多重化装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11712988U JPH0741228Y2 (ja) 1988-09-05 1988-09-05 デジタル信号多重化装置

Publications (2)

Publication Number Publication Date
JPH0238838U true JPH0238838U (ja) 1990-03-15
JPH0741228Y2 JPH0741228Y2 (ja) 1995-09-20

Family

ID=31360298

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11712988U Expired - Lifetime JPH0741228Y2 (ja) 1988-09-05 1988-09-05 デジタル信号多重化装置

Country Status (1)

Country Link
JP (1) JPH0741228Y2 (ja)

Also Published As

Publication number Publication date
JPH0741228Y2 (ja) 1995-09-20

Similar Documents

Publication Publication Date Title
JPH0238838U (ja)
MY104382A (en) Signal synchronizing system.
JPH028248U (ja)
JPS6368092U (ja)
JPH03120127U (ja)
JPS63118647U (ja)
EP0865213A3 (en) VTR signal processing circuit
JPS6485435A (en) Data signal speed changing circuit
JPS6413826U (ja)
JPS6286740U (ja)
JPS6277936U (ja)
JPS62164472U (ja)
JPH0390283U (ja)
JPS6262334U (ja)
JPH01245631A (ja) 位相制御回路
JPS63149643U (ja)
JPS6443872A (en) Synchronizing circuit
JPS61195652U (ja)
JPS58129746U (ja) デジタル型位相差信号発生装置
JPH0423345U (ja)
JPH03114074U (ja)
JPS6326129U (ja)
JPS60145738U (ja) 非同期信号とパルス信号の同期回路
JPH0193830U (ja)
JPS62138255U (ja)