JPH0235500B2 - - Google Patents

Info

Publication number: JPH0235500B2
Authority: JP; Japan
Prior art keywords: data; transmission; processing device; transmitting; circuit
Prior art date: 1980-11-22
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired - Lifetime

Application number

JP55164846A

Other languages

English (en)

Japanese (ja)

Other versions

JPS5789358A (en

Inventor

Zenichi Yashiro

Mineo Nishiwaki

Shuhei Arima

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

Fujitsu Ltd

Nippon Telegraph and Telephone Corp

Original Assignee

Fujitsu Ltd

Nippon Telegraph and Telephone Corp

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1980-11-22

Filing date

1980-11-22

Publication date

1990-08-10

1980-11-22 Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd

1980-11-22 Priority to JP55164846A priority Critical patent/JPS5789358A/ja

1982-06-03 Publication of JPS5789358A publication Critical patent/JPS5789358A/ja

1990-08-10 Publication of JPH0235500B2 publication Critical patent/JPH0235500B2/ja

Status Granted legal-status Critical Current

Links

230000005540 biological transmission Effects 0.000 claims description 88
238000012545 processing Methods 0.000 claims description 58
238000012546 transfer Methods 0.000 claims description 52
238000004891 communication Methods 0.000 claims description 28
238000000034 method Methods 0.000 claims description 12
230000000694 effects Effects 0.000 claims description 4
230000008569 process Effects 0.000 claims description 3
230000006870 function Effects 0.000 description 9
238000007630 basic procedure Methods 0.000 description 6
238000010586 diagram Methods 0.000 description 5
230000001360 synchronised effect Effects 0.000 description 4
230000007704 transition Effects 0.000 description 4
230000002093 peripheral effect Effects 0.000 description 3
230000004913 activation Effects 0.000 description 1
230000008901 benefit Effects 0.000 description 1
238000005516 engineering process Methods 0.000 description 1

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

Engineering & Computer Science (AREA)
Theoretical Computer Science (AREA)
Physics & Mathematics (AREA)
General Engineering & Computer Science (AREA)
General Physics & Mathematics (AREA)
Communication Control (AREA)
Computer And Data Communications (AREA)

JP55164846A 1980-11-22 1980-11-22 Line control system Granted JPS5789358A (en)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP55164846A JPS5789358A (en)	1980-11-22	1980-11-22	Line control system

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP55164846A JPS5789358A (en)	1980-11-22	1980-11-22	Line control system

Publications (2)

Publication Number	Publication Date
JPS5789358A JPS5789358A (en)	1982-06-03
JPH0235500B2 true JPH0235500B2 (fr)	1990-08-10

Family

ID=15801026

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP55164846A Granted JPS5789358A (en)	1980-11-22	1980-11-22	Line control system

Country Status (1)

Country	Link
JP (1)	JPS5789358A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPS6014555A (ja) *	1983-07-06	1985-01-25	Fuji Facom Corp	直列デ−タ受信装置
US5247616A (en) *	1989-10-23	1993-09-21	International Business Machines Corporation	Computer system having different communications facilities and data transfer processes between different computers

1980
- 1980-11-22 JP JP55164846A patent/JPS5789358A/ja active Granted

Also Published As

Publication number	Publication date
JPS5789358A (en)	1982-06-03

Similar Documents

Publication	Publication Date	Title
US4494190A (en)	1985-01-15	FIFO buffer to cache memory
US4275440A (en)	1981-06-23	I/O Interrupt sequencing for real time and burst mode devices
US5019966A (en)	1991-05-28	Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
JPH05282241A (ja)	1993-10-29	バーストデータ転送装置および方法
JPH01277928A (ja)	1989-11-08	印刷装置
US5228129A (en)	1993-07-13	Synchronous communication interface for reducing the effect of data processor latency
JPH0235500B2 (fr)	1990-08-10
JP2570847B2 (ja)	1997-01-16	データ転送方式
JP2752456B2 (ja)	1998-05-18	チャネル装置
JPH0249584B2 (fr)	1990-10-30
JPS6188635A (ja)	1986-05-06	信号送受信回路
JP2945123B2 (ja)	1999-09-06	通信システム
JP2552015B2 (ja)	1996-11-06	データ転送装置
JPH023345B2 (fr)	1990-01-23
JPS63228855A (ja)	1988-09-22	通信制御装置
JPH10116245A (ja)	1998-05-06	Ｄｍａ制御装置
JP3146864B2 (ja)	2001-03-19	単方向ループ型伝送回路
JPH10320345A (ja)	1998-12-04	バスコントローラ
JPH0417492B2 (fr)	1992-03-26
JPS61264829A (ja)	1986-11-22	ネツトワ−ク制御装置の割込み制御方式
JPH08272719A (ja)	1996-10-18	通信インタフェース回路
JPH03270334A (ja)	1991-12-02	調歩同期式通信における受信制御装置
JPS6015973B2 (ja)	1985-04-23	通信制御装置
JPH0697447B2 (ja)	1994-11-30	処理装置の通信制御装置
JPH02258358A (ja)	1990-10-19	レーザプリンタにおける通信制御装置