JPH023343B2 - - Google Patents

Info

Publication number: JPH023343B2
Authority: JP; Japan
Prior art keywords: character; out shift; shift memory; register; reception
Prior art date: 1982-01-11
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Expired

Application number

JP57002573A

Other languages

English (en)

Japanese (ja)

Other versions

JPS58120346A (ja

Inventor

Masaki Tsucha

Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)

NEC Corp

Original Assignee

Nippon Electric Co Ltd

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1982-01-11

Filing date

1982-01-11

Publication date

1990-01-23

1982-01-11 Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd

1982-01-11 Priority to JP57002573A priority Critical patent/JPS58120346A/ja

1983-07-18 Publication of JPS58120346A publication Critical patent/JPS58120346A/ja

1990-01-23 Publication of JPH023343B2 publication Critical patent/JPH023343B2/ja

Status Granted legal-status Critical Current

Links

230000015654 memory Effects 0.000 claims description 46
239000000872 buffer Substances 0.000 claims description 21
238000004891 communication Methods 0.000 claims description 17
230000005540 biological transmission Effects 0.000 claims description 11
238000000034 method Methods 0.000 description 9
238000012545 processing Methods 0.000 description 8
238000010586 diagram Methods 0.000 description 5
230000001360 synchronised effect Effects 0.000 description 2
238000009825 accumulation Methods 0.000 description 1
238000007796 conventional method Methods 0.000 description 1
238000001514 detection method Methods 0.000 description 1
230000000694 effects Effects 0.000 description 1

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

Engineering & Computer Science (AREA)
Theoretical Computer Science (AREA)
Physics & Mathematics (AREA)
General Engineering & Computer Science (AREA)
General Physics & Mathematics (AREA)
Communication Control (AREA)

JP57002573A 1982-01-11 1982-01-11 回線アダプタ Granted JPS58120346A (ja)

Priority Applications (1)

Application Number	Priority Date	Filing Date	Title
JP57002573A JPS58120346A (ja)	1982-01-11	1982-01-11	回線アダプタ

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP57002573A JPS58120346A (ja)	1982-01-11	1982-01-11	回線アダプタ

Publications (2)

Publication Number	Publication Date
JPS58120346A JPS58120346A (ja)	1983-07-18
JPH023343B2 true JPH023343B2 (fr)	1990-01-23

Family

ID=11533109

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP57002573A Granted JPS58120346A (ja)	1982-01-11	1982-01-11	回線アダプタ

Country Status (1)

Country	Link
JP (1)	JPS58120346A (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JPH06105922B2 (ja) *	1986-08-08	1994-12-21	日本電気株式会社	通信制御装置
JPH06105923B2 (ja) *	1986-08-08	1994-12-21	日本電気株式会社	通信制御装置

1982
- 1982-01-11 JP JP57002573A patent/JPS58120346A/ja active Granted

Also Published As

Publication number	Publication date
JPS58120346A (ja)	1983-07-18

Similar Documents

Publication	Publication Date	Title
US5019966A (en)	1991-05-28	Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
US4494190A (en)	1985-01-15	FIFO buffer to cache memory
US4864495A (en)	1989-09-05	Apparatus for controlling vacant areas in buffer memory in a pocket transmission system
US4145755A (en)	1979-03-20	Information transferring apparatus
US4885584A (en)	1989-12-05	Serializer system with variable character length capabilities
US4602341A (en)	1986-07-22	Shared data logger controller and method
EP0067302B1 (fr)	1988-08-24	Dispositif pour la mise à jour d'un dispositif d'affichage dans un système de communication de données
US20060047754A1 (en)	2006-03-02	Mailbox interface between processors
US5228129A (en)	1993-07-13	Synchronous communication interface for reducing the effect of data processor latency
AU596459B2 (en)	1990-05-03	Data transfer system having transfer discrimination circuit
JPH023343B2 (fr)	1990-01-23
JPH05265943A (ja)	1993-10-15	シリアルデータ転送装置
JPS634379B2 (fr)	1988-01-28
JPS6359042A (ja)	1988-03-14	通信インタ−フエイス装置
EP0532431A1 (fr)	1993-03-17	Procédé et dispositif de multiplexage
EP0441533A2 (fr)	1991-08-14	Appareil pour le triage et stockage de données
US5208808A (en)	1993-05-04	Method of assigning slots in a ucol-type star network and electronic device for carrying out such method
KR100335389B1 (ko)	2002-05-06	비동기 전송모드 시스템의 셀 데이터 처리 장치 및 방법
JPS5819063A (ja)	1983-02-03	回線アダプタ
EP0285335B1 (fr)	1994-05-18	Système et méthode de transmission de données
RU97119654A (ru)	1999-10-27	Способ и устройство для уменьшения времени ожидания на интерфейсе посредством наложения передаваемых пакетов
JPS58120347A (ja)	1983-07-18	回線アダプタ
JPH01212994A (ja)	1989-08-25	通信制御装置
JPH0235500B2 (fr)	1990-08-10
JPH07118699B2 (ja)	1995-12-18	受信データエラー検出部試験方式