JPH0223140U - - Google Patents
Info
- Publication number
- JPH0223140U JPH0223140U JP9756488U JP9756488U JPH0223140U JP H0223140 U JPH0223140 U JP H0223140U JP 9756488 U JP9756488 U JP 9756488U JP 9756488 U JP9756488 U JP 9756488U JP H0223140 U JPH0223140 U JP H0223140U
- Authority
- JP
- Japan
- Prior art keywords
- output
- narrowband filter
- circuit
- control circuit
- center frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 3
- 238000011084 recovery Methods 0.000 claims description 3
- 230000008929 regeneration Effects 0.000 claims 1
- 238000011069 regeneration method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Description
第1図は本考案の一実施例によるクロツク再生
回路のブロツク図、第2図は従来のクロツク再生
回路のブロツク図である。
図において、1は入力端子、2は検波回路、3
は狭帯域フイルタ、4はリミツタ、5は中心周波
数可変の狭帯域フイルタ、7は出力端子、6は位
相検波器、8はループフイルタ、9は制御回路、
10は停止回路である。なお図中同一符号は同一
又は相当部分を示す。
FIG. 1 is a block diagram of a clock recovery circuit according to an embodiment of the present invention, and FIG. 2 is a block diagram of a conventional clock recovery circuit. In the figure, 1 is an input terminal, 2 is a detection circuit, and 3
is a narrowband filter, 4 is a limiter, 5 is a narrowband filter with variable center frequency, 7 is an output terminal, 6 is a phase detector, 8 is a loop filter, 9 is a control circuit,
10 is a stop circuit. Note that the same reference numerals in the figures indicate the same or equivalent parts.
Claims (1)
路において、 入力PSK波からシンボルクロツク周波数成分
を検波する検波手段と、 該検波手段の出力を入力とし、中心周波数を外
部から変えることのできる狭帯域フイルタと、 該狭帯域フイルタの中心周波数を徐々に大きく
する制御回路と、 上記狭帯域フイルタの出力レベルを検出し、一
定値を越えると上記制御回路の動作を停止させる
停止回路と、 上記狭帯域フイルタの入力信号と出力信号の位
相差を検出する位相検波器と、 該位相検波器の出力に応じて上記狭帯域フイル
タの中心周波数を変え、上記位相比較器の出力を
平滑するループフイルタと、 上記狭帯域フイルタの出力をリミツトし、一定
レベルの再生クロツク信号を出力するリミツタと
を備えたことを特徴とするクロツク再生回路。[Scope of Claim for Utility Model Registration] A clock recovery circuit for a PSK demodulator that performs phase demodulation, comprising a detection means for detecting a symbol clock frequency component from an input PSK wave, an output of the detection means as an input, and a center frequency as an external signal. a narrowband filter that can be changed from 1 to 3; a control circuit that gradually increases the center frequency of the narrowband filter; and a control circuit that detects the output level of the narrowband filter and stops the operation of the control circuit when the output level of the narrowband filter exceeds a certain value. a stop circuit; a phase detector that detects a phase difference between the input signal and the output signal of the narrowband filter; and a center frequency of the narrowband filter that changes according to the output of the phase detector, and an output of the phase comparator. What is claimed is: 1. A clock regeneration circuit comprising: a loop filter that smooths the output of the narrowband filter; and a limiter that limits the output of the narrowband filter and outputs a regenerated clock signal at a constant level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9756488U JPH0223140U (en) | 1988-07-22 | 1988-07-22 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9756488U JPH0223140U (en) | 1988-07-22 | 1988-07-22 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0223140U true JPH0223140U (en) | 1990-02-15 |
Family
ID=31323116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9756488U Pending JPH0223140U (en) | 1988-07-22 | 1988-07-22 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0223140U (en) |
-
1988
- 1988-07-22 JP JP9756488U patent/JPH0223140U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH11511311A (en) | Receiver with filter offset correction function | |
JPS591259U (en) | Phase tracking network | |
JPH0223140U (en) | ||
JPH0223139U (en) | ||
JPS6237456U (en) | ||
JPH0282847A (en) | Input signal interruption detection control system | |
JPH01107238U (en) | ||
JPH0138974Y2 (en) | ||
JPH01129935U (en) | ||
JPS57123756A (en) | Demodulating circuit | |
JPS60162304A (en) | Digital demodulator | |
JPH01142246U (en) | ||
JPS63109617A (en) | Demodulating circuit | |
KR890009066A (en) | Automatic Frequency Control in Quadra-phase Frequency and Phase Demodulation Systems | |
JPS59127318U (en) | phase control circuit | |
JPH03243043A (en) | Digital radio wave demodulating circuit | |
JPH01172739U (en) | ||
JPH0453139B2 (en) | ||
JPH01307343A (en) | Digital demodulator | |
JPH032269U (en) | ||
JPS60114457U (en) | Receiving machine | |
JPS6115816U (en) | Digital automatic frequency control device | |
JPS6121159U (en) | Multiplier type carrier wave regeneration circuit | |
JPH0270539U (en) | ||
JPH0547011B2 (en) |