JPH01175352U - - Google Patents

Info

Publication number
JPH01175352U
JPH01175352U JP7305688U JP7305688U JPH01175352U JP H01175352 U JPH01175352 U JP H01175352U JP 7305688 U JP7305688 U JP 7305688U JP 7305688 U JP7305688 U JP 7305688U JP H01175352 U JPH01175352 U JP H01175352U
Authority
JP
Japan
Prior art keywords
cpu
frame memory
memory
shared memory
recording
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7305688U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7305688U priority Critical patent/JPH01175352U/ja
Publication of JPH01175352U publication Critical patent/JPH01175352U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Image Generation (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示すブロツク図、
第2図はその動作を説明するためのフローチヤー
ト、第3図は従来装置を示すブロツク図である。 1,1……第1のCPU、2……プログラ
ムメモリ、3……フレームバツフア、4……モニ
ター、5……第2のCPU、6,6……共有
メモリ。
FIG. 1 is a block diagram showing one embodiment of the present invention;
FIG. 2 is a flowchart for explaining its operation, and FIG. 3 is a block diagram showing a conventional device. 1 1 , 1 2 ... first CPU, 2 ... program memory, 3 ... frame buffer, 4 ... monitor, 5 ... second CPU, 6 1 , 6 2 ... shared memory.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 描画の演算処理を行なうための複数の第1のC
PUと、該第1のCPU間のデータの受渡しを行
なうために夫々第1のCPU間に設けた共有メモ
リと、映像信号を記録するためのフレームメモリ
と、前記共有メモリから受渡されたデータを前記
フレームメモリに対して描画を行なうための第2
のCPUとから構成してなることを特徴とする描
画処理装置。
a plurality of first Cs for performing drawing calculation processing;
A shared memory provided between each first CPU to transfer data between the PU and the first CPU, a frame memory for recording a video signal, and a frame memory for storing data transferred from the shared memory. a second one for drawing to the frame memory;
A drawing processing device comprising: a CPU.
JP7305688U 1988-06-01 1988-06-01 Pending JPH01175352U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7305688U JPH01175352U (en) 1988-06-01 1988-06-01

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7305688U JPH01175352U (en) 1988-06-01 1988-06-01

Publications (1)

Publication Number Publication Date
JPH01175352U true JPH01175352U (en) 1989-12-13

Family

ID=31298206

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7305688U Pending JPH01175352U (en) 1988-06-01 1988-06-01

Country Status (1)

Country Link
JP (1) JPH01175352U (en)

Similar Documents

Publication Publication Date Title
JPH01175352U (en)
JPS63107057U (en)
JPS63107042U (en)
JPS6327952U (en)
JPS6214541U (en)
JPS618304U (en) numerical control device
JPS63163543U (en)
JPS62112742U (en)
JPH0313541U (en)
JPS5832543U (en) shared storage
JPH0330191U (en)
JPS61172341U (en)
JPS63159440U (en)
JPS6151549U (en)
JPS61155959U (en)
JPH01151684U (en)
JPS63148432U (en)
JPH0263115U (en)
JPH0181794U (en)
JPS6435442U (en)
JPS62162756U (en)
JPS5897666U (en) Mutual monitoring device for multiple computer systems
JPH0196062U (en)
JPH02149448U (en)
JPS6389143U (en)