JP6800815B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6800815B2 JP6800815B2 JP2017125211A JP2017125211A JP6800815B2 JP 6800815 B2 JP6800815 B2 JP 6800815B2 JP 2017125211 A JP2017125211 A JP 2017125211A JP 2017125211 A JP2017125211 A JP 2017125211A JP 6800815 B2 JP6800815 B2 JP 6800815B2
- Authority
- JP
- Japan
- Prior art keywords
- conductive layer
- layer
- wiring
- semiconductor device
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 43
- 239000010410 layer Substances 0.000 claims description 146
- 238000009966 trimming Methods 0.000 claims description 39
- 239000011229 interlayer Substances 0.000 claims description 30
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 14
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims description 9
- 239000000758 substrate Substances 0.000 claims description 9
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 239000011159 matrix material Substances 0.000 claims description 3
- 230000010355 oscillation Effects 0.000 description 17
- 238000010586 diagram Methods 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 7
- 230000007547 defect Effects 0.000 description 7
- 230000002950 deficient Effects 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 4
- 230000000052 comparative effect Effects 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 2
- 238000012858 packaging process Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 229910016570 AlCu Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5228—Resistive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0802—Resistors only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49883—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing organic materials or pastes, e.g. for thick films
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/20—Resistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Bipolar Transistors (AREA)
- Noodles (AREA)
Description
R=(k+1)×Rxy_lower+2k×Rz+k×Rxy_upper (数1)
これは、抵抗素子が上層導電層52で他素子と接続された場合の式である。同様に、下層導電層51で他素子と接続された場合には(数2)で表される。
R=k×Rxy_lower+2k×Rz+(k+1)×Rxy_upper (数2)
また、抵抗素子のZ方向成分が主抵抗とされるため、
Rz>Rxy_lower+Rxy_upper (数3)
(数3)の関係が成立するものとする。後述するように、配線層に形成されZ方向成分を主抵抗とする本実施例の抵抗素子はモールドパッケージプロセスによって半導体基板に生じる応力の影響をほとんど受けない。このため、本実施例の抵抗素子の配置位置には制限がなく、また、抵抗素子が所望の抵抗値になるよう下層導電層51、層間導電層53及び上層導電層52を直列接続すればよく、個々の導電層の配置や個数についても制限はない。
Claims (13)
- 半導体基板と、
前記半導体基板上に形成され、少なくとも第1の配線層及び第2の配線層を含む複数の配線層を有し、
前記複数の配線層において抵抗素子が形成されており、
前記抵抗素子は、前記第1の配線層に形成される第1導電層、前記第2の配線層に形成される第2導電層及び前記第1導電層と前記第2導電層とを接続する層間導電層の繰り返しパターンを有し、
前記第1の配線層において、前記第1導電層の長手方向を第1の方向とし、前記第1の方向と垂直な方向を第2の方向とするとき、前記抵抗素子に含まれる複数の前記層間導電層は、前記第1の方向及び前記第2の方向にマトリクス状に配列されている半導体装置。 - 請求項1において、
前記層間導電層の抵抗値は、前記第1導電層の抵抗値と前記第2導電層の抵抗値の和よりも大きい半導体装置。 - 請求項1において、
前記層間導電層は、前記第1導電層と前記第2導電層との間に形成される金属層もしくはポリシリコン層を含む半導体装置。 - 請求項1において、
前記複数の配線層は、前記第1の配線層と前記第2の配線層との間に第3の配線層を有し、
前記層間導電層は、前記第3の配線層に形成される台座と、前記第1導電層と前記台座とを接続する第1ビアと、前記第2導電層と前記台座とを接続する第2ビアとを有する半導体装置。 - 請求項4において、
前記第1ビア及び前記第2ビアは、TiN層にW層が埋め込まれた埋め込み層が形成されている半導体装置。 - 請求項1において、
前記抵抗素子に含まれる隣接する前記層間導電層同士は、半導体装置におけるビアの最小間隔で配置される半導体装置。 - 請求項1において、
複数の前記抵抗素子を用いたトリミング回路を有する半導体装置。 - 半導体基板と、
前記半導体基板上に形成される複数の配線層と、
前記複数の配線層において形成された抵抗素子を含むトリミング回路とを有し、
前記複数の配線層は、少なくとも第1の配線層及び第2の配線層を含み、
前記抵抗素子は、前記第1の配線層に形成される第1導電層、前記第2の配線層に形成される第2導電層及び前記第1導電層と前記第2導電層とを接続する層間導電層の繰り返しパターンを有し、
前記第1の配線層において、前記第1導電層の長手方向を第1の方向とし、前記第1の方向と垂直な方向を第2の方向とするとき、前記抵抗素子に含まれる複数の前記層間導電層は、前記第1の方向及び前記第2の方向にマトリクス状に配列されている半導体装置。 - 請求項8において、
前記トリミング回路は、直列接続される複数の前記抵抗素子と、複数の前記抵抗素子のそれぞれに対して並列に接続されるスイッチとを有する半導体装置。 - 請求項8において、
前記層間導電層の抵抗値は、前記第1導電層の抵抗値と前記第2導電層の抵抗値の和よりも大きい半導体装置。 - 請求項8において、
前記層間導電層は、前記第1導電層と前記第2導電層との間に形成される金属層もしくはポリシリコン層を含む半導体装置。 - 請求項8において、
前記複数の配線層は、前記第1の配線層と前記第2の配線層との間に第3の配線層を有し、
前記層間導電層は、前記第3の配線層に形成される台座と、前記第1導電層と前記台座とを接続する第1ビアと、前記第2導電層と前記台座とを接続する第2ビアとを有する半導体装置。 - 請求項8において、
前記抵抗素子に含まれる隣接する前記層間導電層同士は、半導体装置におけるビアの最小間隔で配置される半導体装置。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017125211A JP6800815B2 (ja) | 2017-06-27 | 2017-06-27 | 半導体装置 |
TW107118367A TWI805583B (zh) | 2017-06-27 | 2018-05-30 | 半導體裝置 |
KR1020180065959A KR102536213B1 (ko) | 2017-06-27 | 2018-06-08 | 반도체 장치 |
US16/004,014 US10958250B2 (en) | 2017-06-27 | 2018-06-08 | Semiconductor device |
EP18178761.5A EP3422406A1 (en) | 2017-06-27 | 2018-06-20 | Semiconductor device |
CN201810662239.3A CN109148423A (zh) | 2017-06-27 | 2018-06-25 | 半导体装置 |
CN201820986413.5U CN208589437U (zh) | 2017-06-27 | 2018-06-25 | 半导体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017125211A JP6800815B2 (ja) | 2017-06-27 | 2017-06-27 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019009345A JP2019009345A (ja) | 2019-01-17 |
JP6800815B2 true JP6800815B2 (ja) | 2020-12-16 |
Family
ID=62748745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017125211A Active JP6800815B2 (ja) | 2017-06-27 | 2017-06-27 | 半導体装置 |
Country Status (6)
Country | Link |
---|---|
US (1) | US10958250B2 (ja) |
EP (1) | EP3422406A1 (ja) |
JP (1) | JP6800815B2 (ja) |
KR (1) | KR102536213B1 (ja) |
CN (2) | CN208589437U (ja) |
TW (1) | TWI805583B (ja) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7015754B2 (ja) * | 2018-08-30 | 2022-02-03 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US10796729B2 (en) * | 2019-02-05 | 2020-10-06 | Micron Technology, Inc. | Dynamic allocation of a capacitive component in a memory device |
CN109860154A (zh) * | 2019-03-01 | 2019-06-07 | 德淮半导体有限公司 | 电阻结构及其形成方法 |
JP7157027B2 (ja) * | 2019-09-12 | 2022-10-19 | 株式会社東芝 | 半導体装置 |
US11171086B2 (en) | 2019-12-02 | 2021-11-09 | Renesas Electronics Corporation | Semiconductor device |
JP7365925B2 (ja) * | 2020-02-17 | 2023-10-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US11901288B2 (en) | 2020-07-09 | 2024-02-13 | Renesas Electronics Corporation | Semiconductor device and method of manufacturing the same |
JP7454689B2 (ja) * | 2021-07-20 | 2024-03-22 | チャンシン メモリー テクノロジーズ インコーポレイテッド | クロック回路、メモリ及び半導体構造の製造方法 |
CN117916874A (zh) * | 2021-09-09 | 2024-04-19 | 株式会社索思未来 | 半导体集成电路装置 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6291305B1 (en) * | 1999-06-11 | 2001-09-18 | S3 Graphics Co., Ltd. | Method for implementing resistance, capacitance and/or inductance in an integrated circuit |
JP2004040009A (ja) * | 2002-07-08 | 2004-02-05 | Renesas Technology Corp | 回路素子および半導体装置 |
JP5263469B2 (ja) | 2007-05-07 | 2013-08-14 | セイコーエプソン株式会社 | 半導体装置 |
US9252793B2 (en) * | 2010-11-29 | 2016-02-02 | Renesas Electronics Corporation | Semiconductor device |
JP5755443B2 (ja) * | 2010-12-28 | 2015-07-29 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2013143521A (ja) * | 2012-01-12 | 2013-07-22 | Renesas Electronics Corp | 半導体装置とその製造方法 |
JP6014357B2 (ja) | 2012-04-26 | 2016-10-25 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP6077240B2 (ja) | 2012-08-21 | 2017-02-08 | ラピスセミコンダクタ株式会社 | 抵抗構造体、集積回路および抵抗構造体の製造方法 |
JP6120528B2 (ja) * | 2012-11-08 | 2017-04-26 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP6396653B2 (ja) * | 2013-10-30 | 2018-09-26 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5992006B2 (ja) | 2014-03-17 | 2016-09-14 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
-
2017
- 2017-06-27 JP JP2017125211A patent/JP6800815B2/ja active Active
-
2018
- 2018-05-30 TW TW107118367A patent/TWI805583B/zh active
- 2018-06-08 KR KR1020180065959A patent/KR102536213B1/ko active IP Right Grant
- 2018-06-08 US US16/004,014 patent/US10958250B2/en active Active
- 2018-06-20 EP EP18178761.5A patent/EP3422406A1/en active Pending
- 2018-06-25 CN CN201820986413.5U patent/CN208589437U/zh active Active
- 2018-06-25 CN CN201810662239.3A patent/CN109148423A/zh active Pending
Also Published As
Publication number | Publication date |
---|---|
TWI805583B (zh) | 2023-06-21 |
TW201911473A (zh) | 2019-03-16 |
US20180375497A1 (en) | 2018-12-27 |
KR20190001512A (ko) | 2019-01-04 |
JP2019009345A (ja) | 2019-01-17 |
EP3422406A1 (en) | 2019-01-02 |
CN109148423A (zh) | 2019-01-04 |
CN208589437U (zh) | 2019-03-08 |
US10958250B2 (en) | 2021-03-23 |
KR102536213B1 (ko) | 2023-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6800815B2 (ja) | 半導体装置 | |
US9563213B2 (en) | On chip ZQ calibration resistor trimming | |
US8780613B1 (en) | Reading a memory element within a crossbar array | |
US8946827B2 (en) | Semiconductor device | |
JPH04293254A (ja) | プログラム式集積回路 | |
WO2009135143A2 (en) | Localized calibration of programmable digital logic cells | |
JP7015754B2 (ja) | 半導体装置 | |
JP2002064142A (ja) | 半導体集積回路 | |
US10775431B2 (en) | Systems and methods for duty cycle measurement, analysis, and compensation | |
JP4778464B2 (ja) | ブートストラップされた非金属層を用いるフリンジ・キャパシタ | |
JPWO2008149808A1 (ja) | スイッチ回路および半導体集積回路 | |
KR100699845B1 (ko) | 액티브 영역의 면적을 감소시킨 반도체 메모리 장치 | |
JP5193635B2 (ja) | 半導体装置 | |
US11450731B2 (en) | Semiconductor device | |
CN111508959A (zh) | 具有等效串联电阻部件的半导体装置 | |
JP4880942B2 (ja) | 半導体集積チップ、及び半導体集積装置 | |
US20050218960A1 (en) | Integrated circuit | |
KR100691493B1 (ko) | 저항 필터를 이용한 전원 잡음 제거 장치 | |
US20220082621A1 (en) | Device and method for measuring characteristics of a wafer | |
JP2003158191A (ja) | 重み付け容量回路 | |
JP2008010655A (ja) | 半導体素子の多量測定回路 | |
JPS61104640A (ja) | 冗長回路を有する半導体集積回路装置 | |
KR20100030363A (ko) | 반도체 소자의 테스트 장치 | |
JPH04354364A (ja) | 抵抗回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20191108 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200825 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20200827 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201021 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20201110 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20201125 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6800815 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |