JP6686721B2 - 半導体集積回路装置 - Google Patents
半導体集積回路装置 Download PDFInfo
- Publication number
- JP6686721B2 JP6686721B2 JP2016119379A JP2016119379A JP6686721B2 JP 6686721 B2 JP6686721 B2 JP 6686721B2 JP 2016119379 A JP2016119379 A JP 2016119379A JP 2016119379 A JP2016119379 A JP 2016119379A JP 6686721 B2 JP6686721 B2 JP 6686721B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- potential side
- semiconductor
- semiconductor region
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 123
- 230000016507 interphase Effects 0.000 claims description 48
- 239000000758 substrate Substances 0.000 claims description 30
- 239000012535 impurity Substances 0.000 claims description 8
- 239000002344 surface layer Substances 0.000 claims description 6
- 230000000149 penetrating effect Effects 0.000 claims 1
- 108091006149 Electron carriers Proteins 0.000 description 27
- 230000007257 malfunction Effects 0.000 description 14
- 239000000969 carrier Substances 0.000 description 11
- 230000000052 comparative effect Effects 0.000 description 10
- 230000015556 catabolic process Effects 0.000 description 5
- 238000001514 detection method Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000002411 adverse Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000010410 layer Substances 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0288—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/761—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0292—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using a specific configuration of the conducting means connecting the protective devices, e.g. ESD buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0296—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices involving a specific disposition of the protective devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Inverter Devices (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
実施の形態1にかかる半導体集積回路装置の構造について、図1,7,8を参照して説明する。図1は、実施の形態1にかかる半導体集積回路装置の平面レイアウトを示す平面図である。図1に示す実施の形態1にかかる半導体集積回路装置は、3相インバータ200の3相(U相、V相、W相)のハーフブリッジ回路201〜203を駆動するゲートドライバICとなる高耐圧集積回路装置(HVIC)10である。3相インバータ200の構成は、図7の符号210を符号10に代えたものと同様であるため、説明を省略する。
次に、実施の形態2にかかる半導体集積回路装置の構造について説明する。図5は、実施の形態2にかかる半導体集積回路装置の平面レイアウトを示す平面図である。実施の形態2にかかる半導体装置が実施の形態1にかかる半導体装置と異なる点は、高電位側領域11をストライプ状の平面レイアウトに配置した点である。
次に、実施の形態3にかかる半導体集積回路装置の構造について説明する。図6は、実施の形態3にかかる半導体集積回路装置の平面レイアウトを示す平面図である。実施の形態3にかかる半導体装置が実施の形態2にかかる半導体装置と異なる点は、自相の高電位側領域11に配置されるハイサイド駆動回路2のRSラッチ5を含む複数の回路部と、HVNMOS4a,4bとの間にp-型開口部63を配置した点である。
2 ハイサイド駆動回路
3 ローサイド駆動回路
4 レベルシフト回路
4a,4b HVNMOS
5 RSラッチ
10 HVIC
11 高電位側領域
12 低電位側領域
13 相間領域
20 p--型の半導体基板
20a p型領域
21 n型領域
22 n-型領域
23 VBコンタクト領域(n+型コンタクト領域)
24 VBコンタクト電極
25 p型ウェル領域
26 VSコンタクト領域(p+型コンタクト領域)
27 VSコンタクト電極
28 横型NMOS
31 p-型領域
32 p型領域
33,63 p-型開口部
34 GNDコンタクト領域(p+型コンタクト領域)
35 GNDコンタクト電極
41,51 正孔電流
42,52 電子電流
43 基板抵抗
53 正孔キャリア
200 3相インバータ
201〜203 ハーフブリッジ回路
204 ハーフブリッジ回路の出力点
205 負荷
206,207 スイッチング素子
215 ロジック回路、ローパスフィルタおよびRSラッチ等の回路部
216 ドライバ回路
COM GNDコンタクト電極の電位
GND 接地電圧
I1,I2 電子電流のピーク値
IN1,IN2 入力端子
T1 負電圧サージ印加開始時
T2 負電圧サージ印加終了時
V1 通常時のVS端子電圧
V2 負電圧サージのピーク電圧
VB 電源電圧
Vcc 3相インバータの電源電位
ΔT1 負電圧サージ期間
ΔT2 実施例の電子電流が流れる期間
Claims (6)
- 半導体基板の表面層に選択的に設けられた第1導電型の第1半導体領域と、
前記第1半導体領域の内部に選択的に設けられた第2導電型の第2半導体領域と、
半導体基板の表面層の、前記第1半導体領域以外の部分からなる第2導電型の第3半導体領域と、
前記第1半導体領域に接する第1電極と、
前記第2半導体領域に接する第2電極と、
前記第3半導体領域に接する第3電極と、
を備え、
前記第1半導体領域、前記第2半導体領域、前記第1電極および前記第2電極で構成される高電位側領域が複数配置され、
前記第3電極は、隣り合う前記高電位側領域間に挟まれた相間領域以外の部分で前記第3半導体領域に接しており、
前記相間領域には、前記第3半導体領域のみが配置されていることを特徴とする半導体集積回路装置。 - 前記第1半導体領域の内部に選択的に設けられ、前記第1半導体領域を深さ方向に貫通する第2導電型の第4半導体領域をさらに備え、
前記第1電極は、前記第1半導体領域の内部の相対的に不純物濃度の高い第5半導体領域に接しており、
前記第4半導体領域は、前記第4半導体領域と同じ前記高電位側領域に配置された前記第5半導体領域と、前記相間領域と、の間に配置されていることを特徴とする請求項1に記載の半導体集積回路装置。 - 前記高電位側領域に配置された1つ以上の回路部をさらに備え、
前記第4半導体領域は、前記第4半導体領域と同じ前記高電位側領域に配置された前記第5半導体領域と、前記相間領域を挟んで隣り合う他の前記高電位側領域に配置された前記回路部と、の間に配置されていることを特徴とする請求項2に記載の半導体集積回路装置。 - 前記第1半導体領域の内部に選択的に設けられ、前記第1半導体領域を深さ方向に貫通する第2導電型の第4半導体領域と、
前記第1半導体領域に配置された1つ以上の回路部と、
をさらに備え、
前記第4半導体領域は、前記第4半導体領域と同じ前記高電位側領域に配置された前記回路部と、前記相間領域と、の間に配置されていることを特徴とする請求項1に記載の半導体集積回路装置。 - 前記第4半導体領域は、前記第4半導体領域と同じ前記高電位側領域に配置された前記
回路部と、前記相間領域を挟んで隣り合う他の前記高電位側領域に配置された前記回路部
と、の間に配置されていることを特徴とする請求項4に記載の半導体集積回路装置。 - 前記回路部は、1ビットの情報を保持する論理回路であることを特徴とする請求項3〜
5のいずれか一つに記載の半導体集積回路装置。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016119379A JP6686721B2 (ja) | 2016-06-15 | 2016-06-15 | 半導体集積回路装置 |
US15/581,068 US11373997B2 (en) | 2016-06-15 | 2017-04-28 | High voltage integrated circuit device employing element separation method using high voltage junction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016119379A JP6686721B2 (ja) | 2016-06-15 | 2016-06-15 | 半導体集積回路装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2017224738A JP2017224738A (ja) | 2017-12-21 |
JP2017224738A5 JP2017224738A5 (ja) | 2019-02-21 |
JP6686721B2 true JP6686721B2 (ja) | 2020-04-22 |
Family
ID=60661412
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016119379A Expired - Fee Related JP6686721B2 (ja) | 2016-06-15 | 2016-06-15 | 半導体集積回路装置 |
Country Status (2)
Country | Link |
---|---|
US (1) | US11373997B2 (ja) |
JP (1) | JP6686721B2 (ja) |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07337070A (ja) | 1994-06-03 | 1995-12-22 | Hitachi Ltd | 絶縁ゲート型トランジスタ出力回路 |
JP4021930B2 (ja) * | 1996-05-30 | 2007-12-12 | 株式会社東芝 | 半導体集積回路装置 |
JP4113491B2 (ja) | 2003-12-15 | 2008-07-09 | 三菱電機株式会社 | 半導体装置 |
JP4593126B2 (ja) * | 2004-02-18 | 2010-12-08 | 三菱電機株式会社 | 半導体装置 |
JP2006013093A (ja) * | 2004-06-25 | 2006-01-12 | Matsushita Electric Ind Co Ltd | 半導体集積回路装置 |
JP5503897B2 (ja) | 2009-05-08 | 2014-05-28 | 三菱電機株式会社 | 半導体装置 |
CN104221148B (zh) | 2012-09-18 | 2017-03-15 | 富士电机株式会社 | 半导体装置以及使用该半导体装置的功率转换装置 |
WO2015001926A1 (ja) * | 2013-07-05 | 2015-01-08 | 富士電機株式会社 | 半導体装置 |
WO2015053022A1 (ja) * | 2013-10-07 | 2015-04-16 | 富士電機株式会社 | 半導体装置 |
JP6447139B2 (ja) | 2014-02-19 | 2019-01-09 | 富士電機株式会社 | 高耐圧集積回路装置 |
WO2016002508A1 (ja) * | 2014-07-02 | 2016-01-07 | 富士電機株式会社 | 半導体集積回路装置 |
-
2016
- 2016-06-15 JP JP2016119379A patent/JP6686721B2/ja not_active Expired - Fee Related
-
2017
- 2017-04-28 US US15/581,068 patent/US11373997B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US11373997B2 (en) | 2022-06-28 |
JP2017224738A (ja) | 2017-12-21 |
US20170365598A1 (en) | 2017-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10832996B2 (en) | Power module and motor drive circuit | |
JP6337634B2 (ja) | 半導体集積回路装置 | |
JP5267616B2 (ja) | 駆動制御装置 | |
JP5991435B2 (ja) | 半導体装置 | |
JP5556726B2 (ja) | スイッチング回路 | |
JP6925250B2 (ja) | 半導体装置およびその製造方法 | |
JP2019029997A (ja) | 半導体装置 | |
JP2005183463A (ja) | 半導体装置 | |
CN108630681B (zh) | 半导体集成电路装置 | |
US7875928B2 (en) | Component arrangement having an evaluation circuit for detecting wear on connections | |
US9425188B2 (en) | Active ESD protection circuit with blocking diode | |
JP2018046685A (ja) | 半導体装置および電力制御装置 | |
JP7002431B2 (ja) | 半導体装置 | |
JP5825443B2 (ja) | 半導体装置およびそれを用いた電力変換装置 | |
WO2014133138A1 (ja) | 半導体装置 | |
JP6686721B2 (ja) | 半導体集積回路装置 | |
US11069602B2 (en) | Package and terminal arrangement for semiconductor module | |
JP2015176889A (ja) | 半導体装置 | |
JP6733825B2 (ja) | パワーモジュール、逆導通igbt、及びドライブ回路 | |
JP6729214B2 (ja) | 高耐圧集積回路装置および半導体装置 | |
JPWO2019054077A1 (ja) | パワーモジュール及び逆導通igbt | |
WO2022239550A1 (ja) | 半導体装置 | |
US20230155532A1 (en) | Power Module with Protection Circuit | |
JP4106804B2 (ja) | 集積回路用保護装置 | |
JP2014007189A (ja) | 半導体パワーモジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190111 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190514 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20200207 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20200303 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200316 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6686721 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |