JP6207605B2 - 状態機械エンジンをプログラミングするための方法およびデバイス - Google Patents
状態機械エンジンをプログラミングするための方法およびデバイス Download PDFInfo
- Publication number
- JP6207605B2 JP6207605B2 JP2015523127A JP2015523127A JP6207605B2 JP 6207605 B2 JP6207605 B2 JP 6207605B2 JP 2015523127 A JP2015523127 A JP 2015523127A JP 2015523127 A JP2015523127 A JP 2015523127A JP 6207605 B2 JP6207605 B2 JP 6207605B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- state machine
- buffer
- lattice
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/04—Architecture, e.g. interconnection topology
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/045—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using logic state machines, consisting only of a memory or a programmable logic device containing the logic for the controlled machine and in which the state of its outputs is dependent on the state of its inputs or part of its own output states, e.g. binary decision controllers, finite state controllers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4498—Finite state machines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Health & Medical Sciences (AREA)
- Computing Systems (AREA)
- Biomedical Technology (AREA)
- Biophysics (AREA)
- Computational Linguistics (AREA)
- Data Mining & Analysis (AREA)
- Evolutionary Computation (AREA)
- General Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- Artificial Intelligence (AREA)
- Mathematical Physics (AREA)
- Life Sciences & Earth Sciences (AREA)
- Automation & Control Theory (AREA)
- Logic Circuits (AREA)
- Multi Processors (AREA)
- Advance Control (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Image Processing (AREA)
Description
Claims (9)
- 状態機械エンジンであって、
バスインターフェースと、
設定データは、最初に状態機械ラティスをプログラミングするための初期状態ベクトルデータを含み、前記状態機械ラティスの外部にあり、前記バスインターフェースを介して設定データを受信するように構成されるプログラムバッファと、
前記状態機械ラティスの外部にあり、前記バスインターフェースを介して命令を受信するように構成される命令バッファと、
前記命令が前記設定データに対応する命令であると前記命令バッファが判断した場合に、前記プログラムバッファに受信された前記設定データによって前記状態機械ラティスをプログラミングするプログラミングシステムと、
前記状態機械ラティスの外部にあり、前記プログラムバッファと並列に前記バスインターフェースを介して解析データを受信するように構成されるデータバッファと、
前記バスインターフェースを介して外部デバイスに前記状態機械ラティスの修復要素に関連した修復マップデータを提供するように構成され、前記状態機械ラティスの外部にある修復マップバッファと
を備え、
前記状態機械ラティスが、ブロックに組織化された複数のプログラム可能要素を備え、各プログラム可能要素が、前記解析データを解析し、前記解析の結果を出力するように構成される複数のメモリセルを備え、前記状態機械ラティスが、ブロック間スイッチと、前記ブロック間スイッチとやり取りする信号のタイミングを制御するための第3のバッファを含み、
前記ブロック間スイッチは、前記複数のブロックの少なくとも2つに結合するように構成される、状態機械エンジン。 - 前記プログラムバッファが、圧縮された設定データを前記プログラミングシステムに提供するように構成される、請求項1に記載の状態機械エンジン。
- 前記プログラミングシステムが、前記圧縮された設定データを受信した後、前記設定データを復元するように構成される、請求項2に記載の状態機械エンジン。
- 前記状態機械ラティスの外部にあり、前記バスインターフェースを介して追加の解析データを受信するように構成される追加のデータバッファを更に備え、前記解析データは前記追加のデータバッファには受信されず、前記追加の解析データは前記データバッファには受信されないように構成させる、請求項1に記載の状態機械エンジン。
- 前記バスインターフェースは、前記データバッファのデータ許容量がフルになるまで解析されるべきデータを提供する請求項1に記載の状態機械エンジン。
- 前記修復マップバッファが、圧縮された修復マップデータを提供するように構成される、請求項1に記載の状態機械エンジン。
- 前記修復マップバッファが、非圧縮の修復マップデータを提供するように構成される、請求項1に記載の状態機械エンジン。
- 前記外部デバイスが、前記修復マップバッファから提供される修復マップデータを受信し、前記修復マップデータを解析し、設定データの修正版を構築し、前記設定データの修正版を前記プログラムバッファに提供するように構成される、請求項1に記載の状態機械エンジン。
- 前記プログラムバッファが、設定データをラティスプログラミングシステムに提供して、前記状態機械ラティスを設定するように構成される、請求項1に記載の状態機械エンジン。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/552,492 | 2012-07-18 | ||
US13/552,492 US9304968B2 (en) | 2012-07-18 | 2012-07-18 | Methods and devices for programming a state machine engine |
PCT/US2013/049755 WO2014014712A1 (en) | 2012-07-18 | 2013-07-09 | Methods and devices for programming a state machine engine |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2015534659A JP2015534659A (ja) | 2015-12-03 |
JP2015534659A5 JP2015534659A5 (ja) | 2016-08-12 |
JP6207605B2 true JP6207605B2 (ja) | 2017-10-04 |
Family
ID=49947414
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015523127A Active JP6207605B2 (ja) | 2012-07-18 | 2013-07-09 | 状態機械エンジンをプログラミングするための方法およびデバイス |
Country Status (7)
Country | Link |
---|---|
US (4) | US9304968B2 (ja) |
EP (1) | EP2875436A4 (ja) |
JP (1) | JP6207605B2 (ja) |
KR (1) | KR101922762B1 (ja) |
CN (1) | CN104487957B (ja) |
TW (1) | TWI492062B (ja) |
WO (1) | WO2014014712A1 (ja) |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100138575A1 (en) | 2008-12-01 | 2010-06-03 | Micron Technology, Inc. | Devices, systems, and methods to synchronize simultaneous dma parallel processing of a single data stream by multiple devices |
US9323994B2 (en) | 2009-12-15 | 2016-04-26 | Micron Technology, Inc. | Multi-level hierarchical routing matrices for pattern-recognition processors |
US9235798B2 (en) | 2012-07-18 | 2016-01-12 | Micron Technology, Inc. | Methods and systems for handling data received by a state machine engine |
US9524248B2 (en) | 2012-07-18 | 2016-12-20 | Micron Technology, Inc. | Memory management for a hierarchical memory system |
US9389841B2 (en) | 2012-07-18 | 2016-07-12 | Micron Technology, Inc. | Methods and systems for using state vector data in a state machine engine |
US9075428B2 (en) | 2012-08-31 | 2015-07-07 | Micron Technology, Inc. | Results generation for state machine engines |
US9501131B2 (en) | 2012-08-31 | 2016-11-22 | Micron Technology, Inc. | Methods and systems for power management in a pattern recognition processing system |
US9448965B2 (en) | 2013-03-15 | 2016-09-20 | Micron Technology, Inc. | Receiving data streams in parallel and providing a first portion of data to a first state machine engine and a second portion to a second state machine |
US9703574B2 (en) | 2013-03-15 | 2017-07-11 | Micron Technology, Inc. | Overflow detection and correction in state machine engines |
US9218862B1 (en) | 2014-04-11 | 2015-12-22 | Altera Corporation | Method and apparatus for operating finite-state machines in configurable storage circuits |
US10430210B2 (en) | 2014-12-30 | 2019-10-01 | Micron Technology, Inc. | Systems and devices for accessing a state machine |
WO2016109571A1 (en) | 2014-12-30 | 2016-07-07 | Micron Technology, Inc | Devices for time division multiplexing of state machine engine signals |
US11366675B2 (en) | 2014-12-30 | 2022-06-21 | Micron Technology, Inc. | Systems and devices for accessing a state machine |
US10691964B2 (en) | 2015-10-06 | 2020-06-23 | Micron Technology, Inc. | Methods and systems for event reporting |
US10846103B2 (en) | 2015-10-06 | 2020-11-24 | Micron Technology, Inc. | Methods and systems for representing processing resources |
US10977309B2 (en) | 2015-10-06 | 2021-04-13 | Micron Technology, Inc. | Methods and systems for creating networks |
US10146555B2 (en) * | 2016-07-21 | 2018-12-04 | Micron Technology, Inc. | Adaptive routing to avoid non-repairable memory and logic defects on automata processor |
US10019311B2 (en) | 2016-09-29 | 2018-07-10 | Micron Technology, Inc. | Validation of a symbol response memory |
US10268602B2 (en) | 2016-09-29 | 2019-04-23 | Micron Technology, Inc. | System and method for individual addressing |
US10592450B2 (en) | 2016-10-20 | 2020-03-17 | Micron Technology, Inc. | Custom compute cores in integrated circuit devices |
US10929764B2 (en) | 2016-10-20 | 2021-02-23 | Micron Technology, Inc. | Boolean satisfiability |
EP3340044A1 (en) * | 2016-12-22 | 2018-06-27 | Ecole Nationale de l'Aviation Civile | Method and apparatus for processing software code |
US10481881B2 (en) * | 2017-06-22 | 2019-11-19 | Archeo Futurus, Inc. | Mapping a computer code to wires and gates |
US9996328B1 (en) * | 2017-06-22 | 2018-06-12 | Archeo Futurus, Inc. | Compiling and optimizing a computer code by minimizing a number of states in a finite machine corresponding to the computer code |
US10740150B2 (en) * | 2018-07-11 | 2020-08-11 | X-Drive Technology, Inc. | Programmable state machine controller in a parallel processing system |
US11307771B2 (en) * | 2020-07-10 | 2022-04-19 | Micron Technology, Inc. | Configurable link interfaces for a memory device |
CN112306889B (zh) * | 2020-11-23 | 2023-10-20 | 国网北京市电力公司 | 充电桩的测试方法、装置、存储介质及处理器 |
Family Cites Families (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5452231A (en) * | 1988-10-05 | 1995-09-19 | Quickturn Design Systems, Inc. | Hierarchically connected reconfigurable logic assembly |
US5774738A (en) * | 1993-05-03 | 1998-06-30 | Texas Instruments Incorporated | State machines |
US5659551A (en) | 1995-05-31 | 1997-08-19 | International Business Machines Corporation | Programmable computer system element with built-in self test method and apparatus for repair during power-on |
US5991907A (en) * | 1996-02-02 | 1999-11-23 | Lucent Technologies Inc. | Method for testing field programmable gate arrays |
US6011407A (en) | 1997-06-13 | 2000-01-04 | Xilinx, Inc. | Field programmable gate array with dedicated computer bus interface and method for configuring both |
DE19861088A1 (de) | 1997-12-22 | 2000-02-10 | Pact Inf Tech Gmbh | Verfahren zur Reparatur von integrierten Schaltkreisen |
US6587979B1 (en) * | 1999-10-18 | 2003-07-01 | Credence Systems Corporation | Partitionable embedded circuit test system for integrated circuit |
US6614703B2 (en) | 2000-01-13 | 2003-09-02 | Texas Instruments Incorporated | Method and system for configuring integrated systems on a chip |
US20050102573A1 (en) * | 2003-11-03 | 2005-05-12 | Macronix International Co., Ltd. | In-circuit configuration architecture for embedded configurable logic array |
US7487542B2 (en) | 2004-01-14 | 2009-02-03 | International Business Machines Corporation | Intrusion detection using a network processor and a parallel pattern detection engine |
JP4335090B2 (ja) * | 2004-05-14 | 2009-09-30 | シャープ株式会社 | 移動端末装置 |
JP2006011825A (ja) | 2004-06-25 | 2006-01-12 | Fujitsu Ltd | 再構成可能演算装置および半導体装置 |
US7392229B2 (en) | 2005-02-12 | 2008-06-24 | Curtis L. Harris | General purpose set theoretic processor |
US8065249B1 (en) | 2006-10-13 | 2011-11-22 | Harris Curtis L | GPSTP with enhanced aggregation functionality |
US7774286B1 (en) | 2006-10-24 | 2010-08-10 | Harris Curtis L | GPSTP with multiple thread functionality |
US7899977B2 (en) | 2006-12-08 | 2011-03-01 | Pandya Ashish A | Programmable intelligent search memory |
KR101314037B1 (ko) * | 2007-04-26 | 2013-10-01 | 에이저 시스템즈 엘엘시 | 메모리 복구 회로, 집적 회로, 자동화 테스트 설비 장치 및 불량 복구 시스템 |
US8068380B2 (en) * | 2008-05-15 | 2011-11-29 | Micron Technology, Inc. | Block repair scheme |
US8296120B2 (en) * | 2008-06-20 | 2012-10-23 | Utah State University | FPGA simulated annealing accelerator |
US8938590B2 (en) | 2008-10-18 | 2015-01-20 | Micron Technology, Inc. | Indirect register access method and system |
US8209521B2 (en) | 2008-10-18 | 2012-06-26 | Micron Technology, Inc. | Methods of indirect register access including automatic modification of a directly accessible address register |
US7917684B2 (en) | 2008-11-05 | 2011-03-29 | Micron Technology, Inc. | Bus translator |
US9639493B2 (en) | 2008-11-05 | 2017-05-02 | Micron Technology, Inc. | Pattern-recognition processor with results buffer |
US7970964B2 (en) | 2008-11-05 | 2011-06-28 | Micron Technology, Inc. | Methods and systems to accomplish variable width data input |
US20100118425A1 (en) | 2008-11-11 | 2010-05-13 | Menachem Rafaelof | Disturbance rejection in a servo control loop using pressure-based disc mode sensor |
US10007486B2 (en) | 2008-12-01 | 2018-06-26 | Micron Technology, Inc. | Systems and methods to enable identification of different data sets |
US20100138575A1 (en) | 2008-12-01 | 2010-06-03 | Micron Technology, Inc. | Devices, systems, and methods to synchronize simultaneous dma parallel processing of a single data stream by multiple devices |
US9164945B2 (en) | 2008-12-01 | 2015-10-20 | Micron Technology, Inc. | Devices, systems, and methods to synchronize parallel processing of a single data stream |
US9348784B2 (en) | 2008-12-01 | 2016-05-24 | Micron Technology, Inc. | Systems and methods for managing endian mode of a device |
US8140780B2 (en) | 2008-12-31 | 2012-03-20 | Micron Technology, Inc. | Systems, methods, and devices for configuring a device |
US20100174887A1 (en) | 2009-01-07 | 2010-07-08 | Micron Technology Inc. | Buses for Pattern-Recognition Processors |
US8214672B2 (en) | 2009-01-07 | 2012-07-03 | Micron Technology, Inc. | Method and systems for power consumption management of a pattern-recognition processor |
US8281395B2 (en) | 2009-01-07 | 2012-10-02 | Micron Technology, Inc. | Pattern-recognition processor with matching-data reporting module |
US8843523B2 (en) | 2009-01-12 | 2014-09-23 | Micron Technology, Inc. | Devices, systems, and methods for communicating pattern matching results of a parallel pattern search engine |
US9836555B2 (en) | 2009-06-26 | 2017-12-05 | Micron Technology, Inc. | Methods and devices for saving and/or restoring a state of a pattern-recognition processor |
US8281190B2 (en) * | 2009-08-02 | 2012-10-02 | Avago Technologies Enterprise IP (Singapore) Pte. Ltd. | Circuits and methods for processing memory redundancy data |
US9501705B2 (en) | 2009-12-15 | 2016-11-22 | Micron Technology, Inc. | Methods and apparatuses for reducing power consumption in a pattern recognition processor |
US8489534B2 (en) | 2009-12-15 | 2013-07-16 | Paul D. Dlugosch | Adaptive content inspection |
US9323994B2 (en) | 2009-12-15 | 2016-04-26 | Micron Technology, Inc. | Multi-level hierarchical routing matrices for pattern-recognition processors |
US8766666B2 (en) * | 2010-06-10 | 2014-07-01 | Micron Technology, Inc. | Programmable device, hierarchical parallel machines, and methods for providing state information |
US8601013B2 (en) | 2010-06-10 | 2013-12-03 | Micron Technology, Inc. | Analyzing data using a hierarchical structure |
KR101640295B1 (ko) | 2011-01-25 | 2016-07-15 | 마이크론 테크놀로지, 인크. | 정규 표현을 컴파일하기 위한 방법 및 장치 |
WO2012103151A2 (en) | 2011-01-25 | 2012-08-02 | Micron Technology, Inc. | State grouping for element utilization |
KR101607736B1 (ko) | 2011-01-25 | 2016-03-30 | 마이크론 테크놀로지, 인크. | 오토마톤의 진입 차수 및/또는 진출 차수를 제어하기 위한 양화 언롤링 |
EP2668574B1 (en) | 2011-01-25 | 2021-11-24 | Micron Technology, INC. | Utilizing special purpose elements to implement a fsm |
-
2012
- 2012-07-18 US US13/552,492 patent/US9304968B2/en active Active
-
2013
- 2013-07-09 KR KR1020157001784A patent/KR101922762B1/ko active IP Right Grant
- 2013-07-09 EP EP13820674.3A patent/EP2875436A4/en not_active Ceased
- 2013-07-09 CN CN201380038508.4A patent/CN104487957B/zh active Active
- 2013-07-09 WO PCT/US2013/049755 patent/WO2014014712A1/en active Application Filing
- 2013-07-09 JP JP2015523127A patent/JP6207605B2/ja active Active
- 2013-07-18 TW TW102125813A patent/TWI492062B/zh active
-
2016
- 2016-04-04 US US15/090,305 patent/US10509995B2/en active Active
-
2019
- 2019-12-16 US US16/715,755 patent/US11599770B2/en active Active
-
2023
- 2023-02-15 US US18/110,162 patent/US20230196065A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
TW201411357A (zh) | 2014-03-16 |
KR101922762B1 (ko) | 2018-11-27 |
WO2014014712A1 (en) | 2014-01-23 |
US20230196065A1 (en) | 2023-06-22 |
EP2875436A1 (en) | 2015-05-27 |
US20160217365A1 (en) | 2016-07-28 |
CN104487957B (zh) | 2017-10-03 |
US20200117977A1 (en) | 2020-04-16 |
EP2875436A4 (en) | 2016-11-09 |
US11599770B2 (en) | 2023-03-07 |
US20140025614A1 (en) | 2014-01-23 |
JP2015534659A (ja) | 2015-12-03 |
TWI492062B (zh) | 2015-07-11 |
US9304968B2 (en) | 2016-04-05 |
US10509995B2 (en) | 2019-12-17 |
KR20150036166A (ko) | 2015-04-07 |
CN104487957A (zh) | 2015-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11599770B2 (en) | Methods and devices for programming a state machine engine | |
JP6106752B2 (ja) | 状態機械エンジンのための結果生成 | |
JP6082753B2 (ja) | ステートマシンにおけるデータ解析用の方法およびシステム | |
US10671295B2 (en) | Methods and systems for using state vector data in a state machine engine | |
JP6154824B2 (ja) | ステートマシンラチスにおけるブール型論理 | |
JP6280121B2 (ja) | 状態機械エンジンにおける命令挿入 | |
JP6122121B2 (ja) | パターン認識処理における電力管理のための方法およびシステム | |
JP2015506037A (ja) | ステートマシンにおけるルーティング用の方法およびシステム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160623 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160623 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20160623 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20160728 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20161019 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20161025 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170119 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20170207 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170605 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20170614 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170829 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170905 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6207605 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |