JP5869621B2 - 電気信号変換 - Google Patents
電気信号変換 Download PDFInfo
- Publication number
- JP5869621B2 JP5869621B2 JP2014111690A JP2014111690A JP5869621B2 JP 5869621 B2 JP5869621 B2 JP 5869621B2 JP 2014111690 A JP2014111690 A JP 2014111690A JP 2014111690 A JP2014111690 A JP 2014111690A JP 5869621 B2 JP5869621 B2 JP 5869621B2
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- analog
- maximum difference
- converter
- electrical signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 title claims description 40
- 238000000034 method Methods 0.000 claims description 17
- 238000013507 mapping Methods 0.000 claims description 3
- 238000012545 processing Methods 0.000 description 16
- 239000011159 matrix material Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000001351 cycling effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000009466 transformation Effects 0.000 description 3
- 230000004075 alteration Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002730 additional effect Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 239000000872 buffer Substances 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000012084 conversion product Substances 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000002059 diagnostic imaging Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 210000004072 lung Anatomy 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000002688 persistence Effects 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 238000010187 selection method Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 238000012549 training Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0656—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal
- H03M1/066—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching
- H03M1/0673—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the time domain, e.g. using intended jitter as a dither signal by continuously permuting the elements used, i.e. dynamic element matching using random selection of the elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
- H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M3/324—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement
- H03M3/326—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors
- H03M3/338—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by means or methods for compensating or preventing more than one type of error at a time, e.g. by synchronisation or using a ratiometric arrangement by averaging out the errors by permutation in the time domain, e.g. dynamic element matching
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M3/00—Conversion of analogue values to or from differential modulation
- H03M3/30—Delta-sigma modulation
- H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step
- H03M3/464—Details of the digital/analogue conversion in the feedback path
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Analogue/Digital Conversion (AREA)
Description
一実施形態では、第1の種の信号を受信するための複数の入力と、第1の種の信号を第2の種の信号に変換するための複数の変換要素と、複数の入力を複数の変換要素にマッピングするためのスイッチと、スイッチに複数の連続入力サイクルの入力を最大差分が2のパターンに従って異なる変換要素にマッピングさせるように構成される論理とを備える、電気信号変換器が開示される。
k==1の場合、kt+1=2、
kが偶数であり、かつk≠nの場合、kt+1=k+2、
kが偶数であり、かつk==nの場合、kt+1=k−1、
kが奇数であり、かつk≠1の場合、kt+1=k−2
で与えられる。
偶数クロックサイクルで、
kが奇数であり、かつk≠nの場合、kt+1=k+1、(k+1)t+1=k、
奇数クロックサイクルで、
kが偶数であり、かつk≠nの場合、kt+1=k+1、(k+1)t+1=k。
Claims (23)
- 電気信号変換器であって、
第1の種の信号を受信するための複数の入力と、
前記第1の種の信号を第2の種の信号に変換するための複数の変換要素と、
前記複数の入力を前記複数の変換要素にマッピングするためのスイッチと、
前記スイッチに、複数の連続入力サイクルの前記入力を、最大差分が2(delta−two−maximum)のパターンに従って異なる変換要素にマッピングさせるように構成される、論理と、
を備える、電気信号変換器。 - 前記変換要素は、デジタル−アナログ変換要素である、請求項1に記載の電気信号変換器。
- 前記複数の入力は、温度計コードを形成する、請求項2に記載の電気信号変換器。
- 前記変換要素は、アナログ−デジタル変換器である、請求項1に記載の電気信号変換器。
- 前記第2の種の信号は、温度計コードを含むものである、請求項4に記載の電気信号変換器。
- 前記論理は、疑似ランダム入力に従って、前記最大差分が2のパターンを選択するように構成される、請求項1に記載の電気信号変換器。
- 前記論理は、疑似ランダム入力および定数に従って、前記最大差分が2のパターンを選択するように構成される、請求項1に記載の電気信号変換器。
- 前記パターンは、n個の順序付けられた変換要素を包含し、前記最大差分が2のパターンは、
kが偶数の場合、kt+1=k+2、kが奇数の場合、kt+1=k−2
で構成される、請求項1に記載の電気信号変換器。 - 前記最大差分が2のパターンは、
k=1の場合、kt+1=2、
kが偶数であり、かつk=nの場合、
kt+1=k−1
でさらに構成される、請求項8に記載の電気信号変換器。
- 前記パターンは、n個の順序付けられた変換要素を包含し、前記最大差分が2のパターンは、kとk+1を交換することで構成される、請求項1に記載の電気信号変換器。
- 前記最大差分が2のパターンは、
偶数サイクルで、kが奇数であり、かつk≠nの場合、kとk+1を交換し、
奇数サイクルで、kが偶数であり、かつk≠nの場合、kとk+1を交換する、
ことでさらに構成される、請求項10に記載の電気信号変換器。 - デルタシグマ変調器であって、
アナログ入力を受信し、デジタル出力を提供するように構成されるアナログ−デジタル変換器であって、複数の順序付けられた変換要素と、第1のステップワイズ式の最大差分が2のパターンに従って変換要素を循環させる論理とを備える、アナログ−デジタル変換器と、
前記アナログ−デジタル変換器の前記デジタル出力を受信し、アナログ出力を提供するように構成されるデジタル−アナログ変換器であって、複数の順序付けられた変換要素と、第2のステップワイズ式の最大差分が2のパターンに従って変換要素を循環させる論理とを備える、デジタル−アナログ変換器と、
前記アナログ入力および前記デジタル−アナログ変換器の前記アナログ出力を受信し、フィルタ処理されたアナログ信号を前記アナログ−デジタル変換器に提供するように構成される、ループフィルタと、
ステップ数を選択するように構成される、要素選択論理と、
を備える、デルタシグマ変調器。 - 前記最大差分が2のパターンのうちの少なくとも1つは、要素kについて、kが第1の種である場合、kt+1=k+2、kが第2の種である場合、kt+1=k−2で構成される、請求項12に記載のデルタシグマ変調器。
- 前記デジタル−アナログ変換器は、n個の変換要素を備え、
前記最大差分が2のパターンは、2つのサイクルを備え、要素kについて、
前記第1のサイクルで、kが奇数の場合、kとk+1を交換し、
前記第2のサイクルで、kが偶数の場合、kとk+1を交換する、
請求項12に記載のデルタシグマ変調器。 - 前記要素選択論理は、疑似乱数+定数を計算することによって、ステップ数を選択する、請求項12に記載のデルタシグマ変調器。
- 電気信号変換器によって実施される方法であって、
第1の期間中に、前記電気信号変換器内の複数の利用可能な順序付けられた変換要素の中から第1の変換要素を選択する工程と、
第2の期間中に、
疑似乱数を計算する工程と、
最大差分が2のパターンに従って、利用可能な変換要素のステップを経過することによって、第2の変換要素を選択する工程であって、ステップ数は、前記疑似乱数の関数である、工程と、
を含む、方法。 - 前記疑似乱数の前記関数は、定数の加算を含む、請求項16に記載の方法。
- 前記定数は、1である、請求項17に記載の方法。
- 前記最大差分が2のパターンは、ステップ1−2−4−6−8、およびステップ7−5−3−1を含む、請求項16に記載の方法。
- 前記最大差分が2のパターンは、変換要素を2要素分上方または下方シフトすることで構成される、請求項16に記載の方法。
- 前記最大差分が2のパターンは、隣接する変換要素を交換することで構成される、請求項16に記載の方法。
- 前記最大差分が2のパターンは、
要素kについて、kが第1の種である場合、kt+1=k+2、kが第2の種である場合、kt+1=k−2を選択すること
で構成される、請求項16に記載の方法。 - 前記最大差分が2のパターンは、2つのサイクルを備え、要素kについて、
前記第1のサイクルで、第1の種のkについて、kとk+1を交換し、
前記第2のサイクルで、第2の種のkについて、kとk+1を交換する、
請求項16に記載の方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/905,251 US8912936B1 (en) | 2013-05-30 | 2013-05-30 | Electric signal conversion |
US13/905,251 | 2013-05-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015008458A JP2015008458A (ja) | 2015-01-15 |
JP5869621B2 true JP5869621B2 (ja) | 2016-02-24 |
Family
ID=50693551
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014111690A Active JP5869621B2 (ja) | 2013-05-30 | 2014-05-29 | 電気信号変換 |
Country Status (4)
Country | Link |
---|---|
US (2) | US8912936B1 (ja) |
EP (1) | EP2809007B1 (ja) |
JP (1) | JP5869621B2 (ja) |
CN (1) | CN104218950B (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9350371B2 (en) | 2013-05-30 | 2016-05-24 | Analog Devices Global | Electrical signal conversion with reduced-distance element rotation |
TWI640778B (zh) * | 2018-03-02 | 2018-11-11 | National Applied Research Laboratories | 訊號誤差校正方法 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9516506B2 (en) * | 2013-09-13 | 2016-12-06 | Fujitsu Limited | Interference management for radio networks |
US20160269044A1 (en) * | 2013-09-28 | 2016-09-15 | The Trustees Of Columbia University In The City Of New York | Circuits, methods, and media for providing delta-sigma modulators |
US10355703B2 (en) * | 2015-06-29 | 2019-07-16 | Sony Semiconductor Solutions Corporation | System, analog to digital converter, and method of controlling system |
US9945901B1 (en) * | 2016-10-18 | 2018-04-17 | Analog Devices, Inc. | Measuring and correcting non-idealities of a system |
TWI672908B (zh) * | 2018-08-21 | 2019-09-21 | 瑞昱半導體股份有限公司 | 數位類比轉換器裝置 |
CN109995367B (zh) | 2017-12-29 | 2022-12-06 | 瑞昱半导体股份有限公司 | 数模转换器装置 |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01209817A (ja) * | 1988-02-17 | 1989-08-23 | Yamaha Corp | 浮動少数点形ディジタル・アナログ変換器 |
US6218977B1 (en) * | 1998-09-25 | 2001-04-17 | Conexant Systems, Inc. | Methods and apparatus for distributing mismatched error associated with data converter elements |
JP3420531B2 (ja) * | 1999-06-07 | 2003-06-23 | 日本プレシジョン・サーキッツ株式会社 | デルタシグマ方式d/a変換器 |
US6603418B2 (en) * | 2001-12-14 | 2003-08-05 | Teradyne, Inc. | High precision, high-speed signal source |
US6795003B2 (en) * | 2003-01-30 | 2004-09-21 | Broadcom Corporation | Hardware-efficient implementation of dynamic element matching in sigma-delta DAC's |
JP2006191176A (ja) * | 2004-12-28 | 2006-07-20 | Sharp Corp | スイッチング増幅器 |
US7116260B2 (en) * | 2005-01-26 | 2006-10-03 | Raytheon Company | Mismatch shaped analog to digital converter |
US7576671B2 (en) * | 2005-08-19 | 2009-08-18 | Intrinsix Corporation | Mismatch-shaping dynamic element matching systems and methods for multi-bit sigma-delta data converters |
US8179296B2 (en) * | 2005-09-30 | 2012-05-15 | The Massachusetts Institute Of Technology | Digital readout method and apparatus |
US7277032B2 (en) * | 2005-10-21 | 2007-10-02 | Realtek Semiconductor Corp. | Low-pass filter based delta-sigma modulator |
KR100743965B1 (ko) * | 2007-05-11 | 2007-08-01 | 쓰리에이로직스(주) | Rf 신호의 오프셋 전압을 보상할 수 있는 복조기 및 그방법 |
KR100911427B1 (ko) * | 2007-11-08 | 2009-08-11 | 한국전자통신연구원 | 동적 소자 정합 방법 및 이를 이용한 멀티-비트디지털-아날로그 변환기, 상기 멀티-비트 디지털-아날로그변환기를 구비한 델타-시그마 변조기 및 델타-시그마디지털-아날로그 변환기 |
JP2009290455A (ja) * | 2008-05-28 | 2009-12-10 | Toshiba Corp | Demシステム、デルタシグマa/d変換器、及び受信機 |
TWI376882B (en) * | 2008-12-10 | 2012-11-11 | Univ Nat Taiwan | A method to output non-linear current and associate analog-to-digital converter |
US8022850B2 (en) * | 2009-09-25 | 2011-09-20 | Freescale Semiconductor, Inc. | Multiple-bit, digital-to-analog converters and conversion methods |
EP2339754A1 (en) * | 2009-12-23 | 2011-06-29 | Nxp B.V. | A converter |
US8159381B2 (en) * | 2010-05-12 | 2012-04-17 | Stmicroelectronics Pvt. Ltd. | Glitch free dynamic element matching scheme |
US8665126B2 (en) * | 2010-12-08 | 2014-03-04 | National Semiconductor Corporation | ΣΔ difference-of-squares LOG-RMS to DC converter with forward and feedback paths signal squaring |
US8390490B2 (en) * | 2011-05-12 | 2013-03-05 | Texas Instruments Incorporated | Compressive sensing analog-to-digital converters |
TWI481202B (zh) * | 2011-09-09 | 2015-04-11 | Univ Nat Cheng Kung | 數位至類比轉換器及其操作方法 |
US8810443B2 (en) * | 2012-04-20 | 2014-08-19 | Linear Technology Corporation | Analog-to-digital converter system and method |
US8912936B1 (en) | 2013-05-30 | 2014-12-16 | Analog Devices Technology | Electric signal conversion |
-
2013
- 2013-05-30 US US13/905,251 patent/US8912936B1/en active Active
-
2014
- 2014-05-14 EP EP14168345.8A patent/EP2809007B1/en active Active
- 2014-05-20 CN CN201410211744.8A patent/CN104218950B/zh active Active
- 2014-05-29 JP JP2014111690A patent/JP5869621B2/ja active Active
- 2014-12-15 US US14/571,274 patent/US9350371B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9350371B2 (en) | 2013-05-30 | 2016-05-24 | Analog Devices Global | Electrical signal conversion with reduced-distance element rotation |
TWI640778B (zh) * | 2018-03-02 | 2018-11-11 | National Applied Research Laboratories | 訊號誤差校正方法 |
Also Published As
Publication number | Publication date |
---|---|
EP2809007A2 (en) | 2014-12-03 |
CN104218950A (zh) | 2014-12-17 |
JP2015008458A (ja) | 2015-01-15 |
US9350371B2 (en) | 2016-05-24 |
EP2809007B1 (en) | 2017-03-22 |
CN104218950B (zh) | 2017-12-08 |
EP2809007A3 (en) | 2015-03-11 |
US20150171880A1 (en) | 2015-06-18 |
US20140354459A1 (en) | 2014-12-04 |
US8912936B1 (en) | 2014-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5869621B2 (ja) | 電気信号変換 | |
US10693483B1 (en) | Adaptive toggle number compensation for reducing data dependent supply noise in digital-to-analog converters | |
JP6421145B2 (ja) | オーバーサンプリングデルタ‐シグマ変調器用の超低電力デュアル量子化器構造 | |
US20160204789A1 (en) | Multichannel analog-to-digital converter | |
Familier et al. | Second and third-order noise shaping digital quantizers for low phase noise and nonlinearity-induced spurious tones in fractional-$ N $ PLLs | |
US9337854B1 (en) | Methods and systems for addressing component mismatch in digital-to-analog converters | |
WO2021061885A1 (en) | Enhancing efficiency of excess loop delay compensation in delta-sigma analog-to-digital converters | |
EP2827516B1 (en) | Scrambling code generation method, apparatus and scrambling code processing apparatus | |
EP3142255A1 (en) | Methods and systems for addressing component mismatch in digital-to-analog converters | |
US10938404B1 (en) | Digital-to-analog converter, transmitter, base station and mobile device | |
US8223056B2 (en) | Cyclic digital to analog converter | |
US20180013443A1 (en) | Analog-to-digital conversion device | |
EP3101811A1 (en) | Generating comparator thresholds using a rotating ring of resistors | |
CN114900187A (zh) | 一种高精度数模转换方法、***、设备及介质 | |
US6856184B2 (en) | Clock divider circuit | |
US11637560B2 (en) | Segmented digital-to-analog converter with subtractive dither | |
CN106383548B (zh) | 低杂散dds源及其降低杂散的方法 | |
JP4696920B2 (ja) | Dds信号発生装置 | |
CN107533456B (zh) | 对数和指数指令的扩展使用 | |
EP3758237A1 (en) | Ring oscillator-based analog-to-digital converter | |
JP2011171974A (ja) | 巡回型a/d変換器 | |
US12052037B2 (en) | Enhancing efficiency of excess loop delay compensation in delta-sigma analog-to-digital converters | |
US20200366306A1 (en) | Noise shaping algorithmic analog-to-digital converter | |
TW201136179A (en) | Test system and method for analog-to-digital converter | |
KR20230128984A (ko) | 디지털-아날로그 변환기의 백그라운드 교정 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20141024 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20150417 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20150514 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150714 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151014 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20151106 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151120 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20151210 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160107 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5869621 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
S534 | Written request for registration of change of nationality |
Free format text: JAPANESE INTERMEDIATE CODE: R313534 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |