JP5650116B2 - 仮想化ecc−nand - Google Patents
仮想化ecc−nand Download PDFInfo
- Publication number
- JP5650116B2 JP5650116B2 JP2011530580A JP2011530580A JP5650116B2 JP 5650116 B2 JP5650116 B2 JP 5650116B2 JP 2011530580 A JP2011530580 A JP 2011530580A JP 2011530580 A JP2011530580 A JP 2011530580A JP 5650116 B2 JP5650116 B2 JP 5650116B2
- Authority
- JP
- Japan
- Prior art keywords
- ecc
- nand
- controller
- nand memory
- memory devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004891 communication Methods 0.000 claims description 14
- 238000012937 correction Methods 0.000 claims description 14
- 238000000034 method Methods 0.000 claims description 7
- 238000012546 transfer Methods 0.000 claims description 6
- 238000004364 calculation method Methods 0.000 claims description 2
- 230000003139 buffering effect Effects 0.000 claims 2
- 230000015654 memory Effects 0.000 description 48
- 230000006870 function Effects 0.000 description 13
- 238000005516 engineering process Methods 0.000 description 7
- 230000008901 benefit Effects 0.000 description 3
- 238000013523 data management Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000005055 memory storage Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0625—Power saving in storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1072—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in multilevel memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/52—Protection of memory contents; Detection of errors in memory contents
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Human Computer Interaction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Description
Claims (11)
- ホストに結合された記憶システムであって、
内部でエラー訂正符号(ECC)アルゴリズムを実行しない複数のNANDメモリ・デバイスと、
前記複数のNANDメモリ・デバイスの外部にあるコントローラであって、前記記憶システムが複数のNANDメモリ・デバイスを含んでいても、前記ホストが前記記憶システムを単一のNANDメモリ・デバイスとして駆動することを可能にするための仮想化アドレス空間を、前記ホストにエクスポートし、さらに単一の仮想化エラー訂正符号(ECC)アルゴリズムを前記複数のNANDメモリ・デバイスの各々に提供するコントローラと、
を備え、
前記コントローラは、更に符号(ECC)アルゴリズムと、ウェアレベリングおよび不良ブロック管理ではなく、ECCアルゴリズムの計算によって生じる待ち時間を低減し、NANDメモリ・デバイスを管理するためのバッファを有するプロトコル・インタフェースを含み、ECCアルゴリズムの待ち時間を考慮して、ホスト・プロセッサにNANDレディ/ビジー信号を管理する記憶システム。 - 前記コントローラが、前記ホストのページ・サイズとは異なる、前記複数のNANDメモリ・デバイスの各々のページ・サイズを管理する、
請求項1に記載の記憶システム。 - 前記コントローラが、前記ホストにより発行され、前記複数のNANDメモリ・デバイスにサポートされていないコマンドを適応させる、
請求項1に記載の記憶システム。 - 前記コントローラが、前記ホストのプロセッサから受け取るデータを、前記複数のNANDメモリ・デバイスの選択された一又は複数にリダイレクトするよう構成された不揮発性メモリ・デバイスである、
請求項1に記載の記憶システム。 - 記憶システム内の複数のNANDメモリ・デバイスとのインタフェースをとるためのコントローラであって、
ホスト・プロセッサと信号を交換するためのプロトコル・インタフェース回路と、
ECCアルゴリズムを実行するためのエラー訂正符合(ECC)エンジンと、
前記複数のNANDメモリ・デバイスを管理するためのNANDインタフェースと、
を備え、
前記NANDインタフェースは、前記ホスト・プロセッサにより発行され、前記複数のNANDメモリ・デバイスにサポートされていないコマンドをエミュレートするよう構成され、さらに前記NANDインタフェースは、前記複数のNANDメモリ・デバイスのうちの1度に1つ選択されるNANDメモリ・デバイスに電力を供給し、前記記憶システムの全消費電力を節約するよう構成され、
前記プロトコル・インタフェース回路は、ホスト・プロセッサにデータを転送すると共に、ECCアルゴリズムの待ち時間を考慮して、ホスト・プロセッサにNANDレディ/ビジー信号を管理するためのバッファを有し、前記バッファは、順次読取り動作中のECCアルゴリズムの実行をしながら、新たなページのデータを読み出すバッファリング能力を有するコントローラ。 - 前記コントローラが、ホストNANDインタフェースから前記複数のNANDメモリ・デバイスへのブリッジであり、
前記コントローラが、前記記憶システム内に備えられた前記複数のNANDメモリ・デバイスについて、前記ホスト・プロセッサに対するECCアルゴリズムを選択する、
請求項5に記載のコントローラ。 - 前記コントローラが、前記複数のNANDメモリ・デバイスのページ・サイズとは異なる、前記ホスト・プロセッサからのページ・サイズを管理する、
請求項5に記載のコントローラ。 - 前記コントローラが、前記ホスト・プロセッサに対する単一のNANDインタフェースを提供し、こうすることにより、利用可能なアドレス入力サイクルに起因する、前記複数のNANDメモリ・デバイスの各々における使用可能なフラッシュの数の制限を取り除く、
請求項5に記載のコントローラ。 - エラー訂正符号(ECC)アルゴリズムを内部で実行しないNANDメモリ・デバイスのスタックを管理する方法であって、
ホスト・プロセッサと信号を交換するために、コントローラ・デバイスのプロトコル・インタフェース・ブロックを使用するステップであって、これにより、前記ホスト・プロセッサがエラーの無い広いアドレス空間を用いて通信を行うことを可能にする、ステップと、
前記コントローラ・デバイスに組み込まれたECCエンジン・ブロックにより単一の仮想化ECCアルゴリズムを実行するステップと、
前記NANDメモリ・デバイスのスタックへのデータ転送を管理するために、前記ホスト・プロセッサから受け取ったコマンド及びアドレスの両方を、前記コントローラ・デバイスに組み込まれたNANDインタフェース・ブロックを用いて再構成するステップと、
を含み、
ホスト・プロセッサからのデータの記憶を指示するためのプロトコル・インタフェースブロックによって、ホスト・プロセッサから受け取ったコマンドを解釈すると、順次読取り動作中のECCアルゴリズムの実行をしながら、新たなページのデータを読み出すバッファリング能力を有するバッファをロードする方法。 - 複数のNANDメモリ・デバイスを含む無線通信システムであって、
トランシーバと、
前記トランシーバに結合され、第1および第2のプロセッサ・コアを有するプロセッサと、
エラー訂正符号(ECC)コントローラであって、
コマンドおよびアドレスを受け取るための、及び前記プロセッサと信号を交換するための組込みNANDインタフェース・ブロック、
ECCアルゴリズムを実行するためのECCエンジン、ならびに
前記ホスト・プロセッサから受け取ったコマンド及びアドレスの両方を再構成して、内部でECCアルゴリズムを実行しない前記複数のNANDメモリ・デバイスとのデータ転送を命令するためのNANDインタフェース回路、を有するECCコントローラと、を備え、
前記ECCコントローラは、さらに、ECC計算によって生じる待ち時間を低減するバッファを有し、ECCアルゴリズムの待ち時間を考慮して、ホスト・プロセッサにNANDレディ/ビジー信号を管理するプロトコル・インタフェース回路を含み、前記ECCコントローラは、さらに、前記プロセッサから選択されたNANDメモリ・デバイスへリダイレクトしている間、前記プロセッサが複数のNANDメモリデバイスを単一のNANDメモリデバイスとして駆動することを可能にする無線通信システム。 - 前記ECCコントローラは、前記プロセッサが前記複数のNANDメモリ・デバイスのページ・サイズとは異なるページ・サイズを管理することを可能にする、
請求項10に記載の無線通信システム。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2008/002658 WO2010041093A1 (en) | 2008-10-09 | 2008-10-09 | Virtualized ecc nand |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014158171A Division JP2014238871A (ja) | 2014-08-01 | 2014-08-01 | 単一の仮想化されたeccアルゴリズムを提供するコントローラと、このコントローラを含む記憶システム、及びこの記憶システムを管理する方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2012505458A JP2012505458A (ja) | 2012-03-01 |
JP5650116B2 true JP5650116B2 (ja) | 2015-01-07 |
Family
ID=41092022
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011530580A Active JP5650116B2 (ja) | 2008-10-09 | 2008-10-09 | 仮想化ecc−nand |
Country Status (5)
Country | Link |
---|---|
US (4) | US8806293B2 (ja) |
JP (1) | JP5650116B2 (ja) |
CN (1) | CN102272730B (ja) |
DE (1) | DE112008004033T5 (ja) |
WO (1) | WO2010041093A1 (ja) |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8291295B2 (en) | 2005-09-26 | 2012-10-16 | Sandisk Il Ltd. | NAND flash memory controller exporting a NAND interface |
CN102272730B (zh) | 2008-10-09 | 2017-05-24 | 美光科技公司 | 经虚拟化错误校正码nand |
US20110041005A1 (en) * | 2009-08-11 | 2011-02-17 | Selinger Robert D | Controller and Method for Providing Read Status and Spare Block Management Information in a Flash Memory System |
US20110041039A1 (en) * | 2009-08-11 | 2011-02-17 | Eliyahou Harari | Controller and Method for Interfacing Between a Host Controller in a Host and a Flash Memory Device |
US8413015B2 (en) * | 2009-09-21 | 2013-04-02 | Sandisk Technologies Inc. | Nonvolatile memory controller with scalable pipelined error correction |
KR20110105257A (ko) * | 2010-03-18 | 2011-09-26 | 삼성전자주식회사 | 적층 구조를 갖는 반도체 메모리 장치 및 에러 정정 방법 |
US9600410B1 (en) * | 2010-07-09 | 2017-03-21 | Crossbar, Inc. | ReRAM based NAND like architecture with configurable page size |
KR20130028349A (ko) * | 2011-09-09 | 2013-03-19 | 삼성전자주식회사 | 메모리 장치, 메모리 시스템 및 그 데이터 저장 방법 |
US9223649B2 (en) * | 2012-02-15 | 2015-12-29 | Sandisk Technologies Inc. | System and method of sending correction data to a buffer of a non-volatile memory |
US9146856B2 (en) | 2012-04-10 | 2015-09-29 | Micron Technology, Inc. | Remapping and compacting in a memory device |
US20130304970A1 (en) * | 2012-04-20 | 2013-11-14 | Stec, Inc. | Systems and methods for providing high performance redundant array of independent disks in a solid-state device |
KR101961318B1 (ko) | 2012-09-07 | 2019-07-17 | 삼성전자주식회사 | 중앙처리장치에서의 점유시간을 최소화하는 방어코드 운영 방법 및 그에 따른 메모리 시스템 |
CN102929655A (zh) * | 2012-09-26 | 2013-02-13 | 瑞斯康达科技发展股份有限公司 | 向闪存芯片中烧写数据文件的方法、预处理方法及装置 |
KR102002925B1 (ko) * | 2012-11-01 | 2019-07-23 | 삼성전자주식회사 | 메모리 모듈, 그것을 포함하는 메모리 시스템, 그것의 구동 방법 |
US9354973B2 (en) * | 2013-03-13 | 2016-05-31 | Intel Corporation | Data integrity management in memory systems |
US9324450B2 (en) * | 2013-03-13 | 2016-04-26 | Winbond Electronics Corporation | NAND flash memory |
US9152584B2 (en) * | 2013-10-29 | 2015-10-06 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Providing bus resiliency in a hybrid memory system |
KR20150091918A (ko) * | 2014-02-04 | 2015-08-12 | 삼성전자주식회사 | 저장 장치 및 그것의 동작 방법 |
US9471428B2 (en) | 2014-05-06 | 2016-10-18 | International Business Machines Corporation | Using spare capacity in solid state drives |
US9652321B2 (en) * | 2014-09-23 | 2017-05-16 | Intel Corporation | Recovery algorithm in non-volatile memory |
US9880748B2 (en) * | 2015-02-13 | 2018-01-30 | Qualcomm Incorporated | Bifurcated memory management for memory elements |
US9830093B2 (en) | 2015-03-27 | 2017-11-28 | Intel Corporation | Method and apparatus for improving immunity to defects in a non-volatile memory |
KR102480016B1 (ko) | 2015-08-18 | 2022-12-21 | 삼성전자 주식회사 | 다수의 맵핑 단위를 이용하는 불휘발성 메모리 시스템 및 그 동작방법 |
US10528423B2 (en) * | 2015-12-01 | 2020-01-07 | Nvidia Corporation | Memory management systems and methods |
CN105512054B (zh) * | 2015-12-09 | 2018-11-09 | 上海兆芯集成电路有限公司 | 主机接口控制器以及储存装置控制方法 |
US9940186B2 (en) * | 2015-12-22 | 2018-04-10 | Nxp Usa, Inc. | Memory controller and method of operating a memory controller |
US10096366B2 (en) | 2016-01-28 | 2018-10-09 | Toshiba Memory Corporation | Memory system including multi-plane flash memory and controller |
US10055351B1 (en) | 2016-06-29 | 2018-08-21 | EMC IP Holding Company LLC | Low-overhead index for a flash cache |
US10037164B1 (en) * | 2016-06-29 | 2018-07-31 | EMC IP Holding Company LLC | Flash interface for processing datasets |
US10089025B1 (en) | 2016-06-29 | 2018-10-02 | EMC IP Holding Company LLC | Bloom filters in a flash memory |
US10331561B1 (en) | 2016-06-29 | 2019-06-25 | Emc Corporation | Systems and methods for rebuilding a cache index |
US10146438B1 (en) | 2016-06-29 | 2018-12-04 | EMC IP Holding Company LLC | Additive library for data structures in a flash memory |
US10381327B2 (en) | 2016-10-06 | 2019-08-13 | Sandisk Technologies Llc | Non-volatile memory system with wide I/O memory die |
US10866912B2 (en) | 2017-03-10 | 2020-12-15 | Toshiba Memory Corporation | Integrated heterogeneous solid state storage drive |
US10845866B2 (en) * | 2017-06-22 | 2020-11-24 | Micron Technology, Inc. | Non-volatile memory system or sub-system |
US11061772B2 (en) | 2018-12-14 | 2021-07-13 | Samsung Electronics Co., Ltd. | FPGA acceleration system for MSR codes |
CN109783411B (zh) * | 2018-12-20 | 2022-05-17 | 成都旋极历通信息技术有限公司 | 一种基于fpga的flash阵列控制方法及控制器 |
US10937512B2 (en) | 2019-01-22 | 2021-03-02 | International Business Machines Corporation | Managing programming errors in NAND flash memory |
US11016965B2 (en) | 2019-01-22 | 2021-05-25 | International Business Machines Corporation | Graphical user interface for defining atomic query for querying knowledge graph databases |
US11392509B2 (en) * | 2020-08-18 | 2022-07-19 | PetaIO Inc. | Command memory buffer systems and methods |
US11625173B1 (en) * | 2020-09-09 | 2023-04-11 | Marvell Asia Pte Ltd | Reduced power consumption by SSD using host memory buffer |
Family Cites Families (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3015A (en) * | 1843-03-21 | Improvement in gilding, silvering | ||
US8004A (en) * | 1851-03-25 | Francis b | ||
US5887145A (en) * | 1993-09-01 | 1999-03-23 | Sandisk Corporation | Removable mother/daughter peripheral card |
US5918242A (en) * | 1994-03-14 | 1999-06-29 | International Business Machines Corporation | General-purpose customizable memory controller |
US7702831B2 (en) * | 2000-01-06 | 2010-04-20 | Super Talent Electronics, Inc. | Flash memory controller for electronic data flash card |
US7457897B1 (en) * | 2004-03-17 | 2008-11-25 | Suoer Talent Electronics, Inc. | PCI express-compatible controller and interface for flash memory |
US8108590B2 (en) * | 2000-01-06 | 2012-01-31 | Super Talent Electronics, Inc. | Multi-operation write aggregator using a page buffer and a scratch flash block in each of multiple channels of a large array of flash memory to reduce block wear |
US7483329B2 (en) * | 2000-01-06 | 2009-01-27 | Super Talent Electronics, Inc. | Flash card and controller with integrated voltage converter for attachment to a bus that can operate at either of two power-supply voltages |
JP2002032990A (ja) * | 2000-07-17 | 2002-01-31 | Mitsubishi Electric Corp | 半導体記憶装置 |
JP4220690B2 (ja) | 2001-07-05 | 2009-02-04 | Tdk株式会社 | メモリコントローラ、メモリコントローラを備えるフラッシュメモリシステム及びフラッシュメモリの制御方法 |
US6683817B2 (en) | 2002-02-21 | 2004-01-27 | Qualcomm, Incorporated | Direct memory swapping between NAND flash and SRAM with error correction coding |
JP2003242470A (ja) | 2002-02-21 | 2003-08-29 | Sony Corp | 外部接続機器及びホスト機器 |
US7433712B2 (en) * | 2003-02-06 | 2008-10-07 | Modu Ltd. | Multi-access solid state memory devices and a telephone utilizing such |
JP2004318940A (ja) * | 2003-04-14 | 2004-11-11 | Renesas Technology Corp | 記憶装置 |
US7424659B2 (en) * | 2003-10-31 | 2008-09-09 | Sandisk Il Ltd. | System-in-package and method of testing thereof |
US7173863B2 (en) | 2004-03-08 | 2007-02-06 | Sandisk Corporation | Flash controller cache architecture |
US8180931B2 (en) * | 2004-01-20 | 2012-05-15 | Super Talent Electronics, Inc. | USB-attached-SCSI flash-memory system with additional command, status, and control pipes to a smart-storage switch |
US7350044B2 (en) * | 2004-01-30 | 2008-03-25 | Micron Technology, Inc. | Data move method and apparatus |
US7127549B2 (en) * | 2004-02-04 | 2006-10-24 | Sandisk Corporation | Disk acceleration using first and second storage devices |
US7136973B2 (en) * | 2004-02-04 | 2006-11-14 | Sandisk Corporation | Dual media storage device |
KR100574989B1 (ko) * | 2004-11-04 | 2006-05-02 | 삼성전자주식회사 | 데이터 스트로브 버스라인의 효율을 향상시키는메모리장치 및 이를 구비하는 메모리 시스템, 및 데이터스트로브 신호 제어방법 |
US8041844B2 (en) * | 2004-12-29 | 2011-10-18 | Intel Corporation | Autodetection of a PCI express device operating at a wireless RF mitigation frequency |
CA2597551A1 (en) * | 2005-02-11 | 2006-08-17 | M-Systems Flash Disk Pioneers Ltd. | Nand flash memory system architecture |
TW200712863A (en) | 2005-09-23 | 2007-04-01 | Via Tech Inc | Method of detecting data error code |
US7631245B2 (en) | 2005-09-26 | 2009-12-08 | Sandisk Il Ltd. | NAND flash memory controller exporting a NAND interface |
US8291295B2 (en) * | 2005-09-26 | 2012-10-16 | Sandisk Il Ltd. | NAND flash memory controller exporting a NAND interface |
US20070165457A1 (en) | 2005-09-30 | 2007-07-19 | Jin-Ki Kim | Nonvolatile memory system |
TWI285378B (en) | 2005-11-18 | 2007-08-11 | Winbond Electronics Corp | System and method for controlling flash memory |
JP2007161748A (ja) | 2005-12-09 | 2007-06-28 | Kagawa Univ | 蛍光体微粒子とその製造方法及びそれらを用いた蛍光体被膜 |
JP4710753B2 (ja) | 2006-08-04 | 2011-06-29 | Tdk株式会社 | メモリコントローラ及びメモリコントローラを用いたフラッシュメモリシステム、並びにフラッシュメモリの制御方法 |
US20080046630A1 (en) * | 2006-08-21 | 2008-02-21 | Sandisk Il Ltd. | NAND flash memory controller exporting a logical sector-based interface |
DE602006008480D1 (de) | 2006-09-13 | 2009-09-24 | Hynix Semiconductor Inc | NAND-Flash-Speichervorrichtung mit ECC-geschütztem reserviertem Bereich für nicht-flüchtige Speicherung von Redundanzdaten |
JP2008090433A (ja) | 2006-09-29 | 2008-04-17 | Toshiba Corp | メモリコントローラ、メモリシステム及びデータ転送方法 |
JP4582078B2 (ja) | 2006-10-18 | 2010-11-17 | Tdk株式会社 | メモリコントローラ及びフラッシュメモリシステム、並びにフラッシュメモリの制御方法 |
WO2008068747A2 (en) * | 2006-12-03 | 2008-06-12 | Anobit Technologies Ltd. | Automatic defect management in memory devices |
KR100845529B1 (ko) | 2007-01-03 | 2008-07-10 | 삼성전자주식회사 | 플래시 메모리 장치의 이씨씨 제어기 및 그것을 포함한메모리 시스템 |
TWI335502B (en) | 2007-03-28 | 2011-01-01 | Phison Electronics Corp | Flash memory system and method for controlling the same |
KR100885923B1 (ko) * | 2007-06-19 | 2009-02-26 | 삼성전자주식회사 | 복수의 동작 특성에 따라 동작할 수 있는 반도체 메모리장치 및 그 제어 방법 |
JP2009003994A (ja) | 2007-06-19 | 2009-01-08 | Toshiba Corp | 半導体記憶装置 |
US8131912B2 (en) * | 2007-09-27 | 2012-03-06 | Kabushiki Kaisha Toshiba | Memory system |
CN102272730B (zh) | 2008-10-09 | 2017-05-24 | 美光科技公司 | 经虚拟化错误校正码nand |
KR101527193B1 (ko) * | 2008-12-10 | 2015-06-08 | 삼성전자주식회사 | 반도체 소자 및 그의 셀 블록 배치 방법 |
-
2008
- 2008-10-09 CN CN200880131514.3A patent/CN102272730B/zh active Active
- 2008-10-09 US US13/122,909 patent/US8806293B2/en active Active
- 2008-10-09 WO PCT/IB2008/002658 patent/WO2010041093A1/en active Application Filing
- 2008-10-09 JP JP2011530580A patent/JP5650116B2/ja active Active
- 2008-10-09 DE DE112008004033T patent/DE112008004033T5/de not_active Ceased
-
2014
- 2014-08-11 US US14/456,559 patent/US9213603B2/en active Active
-
2015
- 2015-12-14 US US14/967,934 patent/US9569129B2/en active Active
-
2017
- 2017-02-13 US US15/431,457 patent/US9971536B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20170160973A1 (en) | 2017-06-08 |
US9213603B2 (en) | 2015-12-15 |
CN102272730A (zh) | 2011-12-07 |
US20110307762A1 (en) | 2011-12-15 |
DE112008004033T5 (de) | 2012-01-19 |
WO2010041093A8 (en) | 2011-05-26 |
US20160098223A1 (en) | 2016-04-07 |
JP2012505458A (ja) | 2012-03-01 |
US20140351675A1 (en) | 2014-11-27 |
US9971536B2 (en) | 2018-05-15 |
US9569129B2 (en) | 2017-02-14 |
CN102272730B (zh) | 2017-05-24 |
WO2010041093A1 (en) | 2010-04-15 |
US8806293B2 (en) | 2014-08-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5650116B2 (ja) | 仮想化ecc−nand | |
US10372339B2 (en) | Extensible memory hub | |
US9929967B2 (en) | Packet deconstruction/reconstruction and link-control | |
US8429332B2 (en) | Multi-channel hybrid density memory storage device and control method thereof | |
US20180203605A1 (en) | Data transmitting method, memory storage device and memory control circuit unit | |
US20170294217A1 (en) | Decoding method, memory storage device and memory control circuit unit | |
US20150205540A1 (en) | Memory system including nonvolatile memory devices and operating method | |
US20170302299A1 (en) | Data processing method, memory storage device and memory control circuit unit | |
US11101822B1 (en) | Data writing method, memory control circuit unit and memory storage apparatus | |
US20240004791A1 (en) | Controller cache architeture | |
EP3499376B1 (en) | Memory system varying operation of memory controller according to internal status of memory device | |
JP2014238871A (ja) | 単一の仮想化されたeccアルゴリズムを提供するコントローラと、このコントローラを含む記憶システム、及びこの記憶システムを管理する方法 | |
US11139044B2 (en) | Memory testing method and memory testing system | |
CN107608817B (zh) | 解码方法、存储器存储装置及存储器控制电路单元 | |
CN113504880B (zh) | 存储器缓冲区管理方法、存储器控制电路单元与存储装置 | |
TWI475378B (zh) | 耦合至一主機之儲存系統、與儲存系統中之nand記憶體介接之控制器及管理nand記憶體裝置堆疊之方法 | |
US10102121B1 (en) | Memory management method, memory control circuit unit and memory storage device | |
US11409596B1 (en) | Encoding control method, memory storage device and memory control circuit unit | |
US10936248B2 (en) | Data writing method with verifying a part of data, memory controlling circuit unit and memory storage device | |
CN117331866A (zh) | 控制器高速缓存架构 | |
CN117352037A (zh) | 三维存储器及用于三维存储器的ecc方法 | |
CN112799973A (zh) | 编码控制方法、存储器存储装置及存储器控制电路单元 | |
CN115857802A (zh) | 数据存储方法、存储器存储装置及存储器控制电路单元 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120229 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20120229 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20120229 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130520 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130528 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20130827 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130827 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20130906 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20130927 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20130927 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20131008 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131017 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20131017 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140401 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20140801 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140801 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20140818 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141104 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141112 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5650116 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |