JP5638818B2 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP5638818B2 JP5638818B2 JP2010058449A JP2010058449A JP5638818B2 JP 5638818 B2 JP5638818 B2 JP 5638818B2 JP 2010058449 A JP2010058449 A JP 2010058449A JP 2010058449 A JP2010058449 A JP 2010058449A JP 5638818 B2 JP5638818 B2 JP 5638818B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- insulating film
- semiconductor device
- region
- plug metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 53
- 238000004519 manufacturing process Methods 0.000 title description 8
- 239000002184 metal Substances 0.000 claims description 44
- 238000002161 passivation Methods 0.000 claims description 19
- 238000000926 separation method Methods 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 16
- 238000002955 isolation Methods 0.000 claims description 11
- 239000011229 interlayer Substances 0.000 description 20
- 238000005530 etching Methods 0.000 description 15
- 238000000034 method Methods 0.000 description 7
- 230000002159 abnormal effect Effects 0.000 description 6
- 238000000151 deposition Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000004642 Polyimide Substances 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 230000008021 deposition Effects 0.000 description 2
- 239000010410 layer Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
- H01L23/293—Organic, e.g. plastic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28247—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon passivation or protection of the electrode, e.g. using re-oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4885—Wire-like parts or pins
- H01L21/4896—Mechanical treatment, e.g. cutting, bending
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Dicing (AREA)
- Semiconductor Integrated Circuits (AREA)
Description
本発明は、上記課題に鑑み成されたものである。
まず、半導体基板上に第1の絶縁膜を形成した半導体装置であって、半導体装置はスクライブ領域とIC領域からなり、スクライブ領域の第1の絶縁膜は少なくとも一つの分離溝を有し、分離溝の側壁に形成したプラグ金属膜からなるサイドウォールと、少なくともサイドウォールを覆う第2の絶縁膜とを有することを特徴とする半導体装置とした。
まず、図5(a)に示すように、半導体基板001上の層間絶縁膜002にコンタクトホール009を形成すると同時に分離溝007を設け、層間絶縁膜002および露出した半導体基板001上にプラグ金属膜010を堆積する。このとき、開口の小さいコンタクトホールの中はプラグ金属膜010で完全充填されているが、開口の大きい分離溝007は金属膜で満たされることなく分離溝の底部および側壁に沿ってプラグ金属膜010が堆積される。
002 層間絶縁膜
003 スクライブ領域
004 IC領域
005 膜剥れ部分
006 ダイシングにて切断除去された領域
007 分離溝
008 層間絶縁膜の小片
009 半導体チップ内のコンタクトホール
010 プラグ用金属膜
011 プラグ金属膜のサイドウォール
012 金属配線
013 パッシベーション膜
014 パッドエッチング用レジスト
015 異常放電
Claims (3)
- スクライブ領域とIC領域とからなる半導体装置であって、
半導体基板と、
前記スクライブ領域と前記IC領域とに亘って前記半導体基板上に配置された第1の絶縁膜と、
前記スクライブ領域の前記第1の絶縁膜に設けられた分離溝と、
前記スクライブ領域内に、前記分離溝を一端とし、ダイシング端面を他端として、連続して設けられた前記第1の絶縁膜の小片と、
前記分離溝の側壁に形成されたプラグ金属膜からなるサイドウォールと、
前記サイドウォールおよび前記第1の絶縁膜の小片を覆う第2の絶縁膜と、
を有することを特徴とする半導体装置。 - 前記第2の絶縁膜は、パッシベーション膜であることを有することを特徴とする請求項1記載の半導体装置。
- 前記プラグ金属膜からなるサイドウォールは、前記分離溝内の対向する前記サイドウォールの底部が互いに接触していることを特徴とする請求項1または請求項2記載の半導体装置。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010058449A JP5638818B2 (ja) | 2010-03-15 | 2010-03-15 | 半導体装置およびその製造方法 |
US12/932,560 US9299629B2 (en) | 2010-03-15 | 2011-02-28 | Semiconductor device and manufacturing method therefor |
TW100108306A TWI527104B (zh) | 2010-03-15 | 2011-03-11 | 半導體裝置及其製造方法 |
KR1020110022493A KR101765928B1 (ko) | 2010-03-15 | 2011-03-14 | 반도체 소자 및 그 제조 방법 |
CN201110071731.1A CN102194773B (zh) | 2010-03-15 | 2011-03-15 | 半导体装置及其制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010058449A JP5638818B2 (ja) | 2010-03-15 | 2010-03-15 | 半導体装置およびその製造方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2011192846A JP2011192846A (ja) | 2011-09-29 |
JP2011192846A5 JP2011192846A5 (ja) | 2013-02-28 |
JP5638818B2 true JP5638818B2 (ja) | 2014-12-10 |
Family
ID=44559162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010058449A Active JP5638818B2 (ja) | 2010-03-15 | 2010-03-15 | 半導体装置およびその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9299629B2 (ja) |
JP (1) | JP5638818B2 (ja) |
KR (1) | KR101765928B1 (ja) |
CN (1) | CN102194773B (ja) |
TW (1) | TWI527104B (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017028056A (ja) * | 2015-07-21 | 2017-02-02 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
KR102428328B1 (ko) * | 2017-07-26 | 2022-08-03 | 삼성전자주식회사 | 반도체 장치 |
JP7240149B2 (ja) * | 2018-08-29 | 2023-03-15 | キオクシア株式会社 | 半導体装置 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5136354A (en) * | 1989-04-13 | 1992-08-04 | Seiko Epson Corporation | Semiconductor device wafer with interlayer insulating film covering the scribe lines |
JPH0750700B2 (ja) * | 1989-06-27 | 1995-05-31 | 三菱電機株式会社 | 半導体チップの製造方法 |
JPH05315076A (ja) * | 1992-05-14 | 1993-11-26 | Toshiba Corp | 端面発光型el素子のピクセル形成方法 |
JP3182891B2 (ja) * | 1992-07-03 | 2001-07-03 | セイコーエプソン株式会社 | 半導体装置 |
JP3269536B2 (ja) * | 1993-02-19 | 2002-03-25 | 株式会社デンソー | 半導体装置 |
JP2894165B2 (ja) * | 1993-07-24 | 1999-05-24 | ヤマハ株式会社 | 半導体装置 |
US7087452B2 (en) * | 2003-04-22 | 2006-08-08 | Intel Corporation | Edge arrangements for integrated circuit chips |
US7566634B2 (en) * | 2004-09-24 | 2009-07-28 | Interuniversitair Microelektronica Centrum (Imec) | Method for chip singulation |
JP2006148007A (ja) * | 2004-11-24 | 2006-06-08 | Sharp Corp | 半導体装置の製造方法とその製造方法によって製造された半導体装置 |
US7615469B2 (en) * | 2007-05-25 | 2009-11-10 | Semiconductor Components Industries, L.L.C. | Edge seal for a semiconductor device and method therefor |
-
2010
- 2010-03-15 JP JP2010058449A patent/JP5638818B2/ja active Active
-
2011
- 2011-02-28 US US12/932,560 patent/US9299629B2/en active Active
- 2011-03-11 TW TW100108306A patent/TWI527104B/zh active
- 2011-03-14 KR KR1020110022493A patent/KR101765928B1/ko active IP Right Grant
- 2011-03-15 CN CN201110071731.1A patent/CN102194773B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
KR20110103881A (ko) | 2011-09-21 |
TWI527104B (zh) | 2016-03-21 |
CN102194773A (zh) | 2011-09-21 |
US9299629B2 (en) | 2016-03-29 |
US20110221043A1 (en) | 2011-09-15 |
KR101765928B1 (ko) | 2017-08-07 |
JP2011192846A (ja) | 2011-09-29 |
CN102194773B (zh) | 2015-08-19 |
TW201203338A (en) | 2012-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5448304B2 (ja) | 半導体装置 | |
JP2006516824A5 (ja) | ||
US10685883B1 (en) | Method of wafer dicing and die | |
JP5638818B2 (ja) | 半導体装置およびその製造方法 | |
KR20090044262A (ko) | 반도체 소자와 그의 제조방법 | |
US20110114950A1 (en) | Integrated Circuit Wafer and Integrated Circuit Die | |
US10424548B2 (en) | Method of manufacturing semiconductor device | |
TWI689980B (zh) | 切割晶圓的方法及晶粒 | |
TWI546859B (zh) | 半導體裝置之圖案化結構及其製作方法 | |
TWI694492B (zh) | 半導體元件之精細互連的製備方法 | |
JP5678705B2 (ja) | 半導体装置の製造方法 | |
TWI438866B (zh) | 阻止裂痕結構及其製作方法 | |
CN108632732B (zh) | 麦克风及其制造方法 | |
WO2011052104A1 (ja) | 半導体装置及びその製造方法 | |
JP5726989B2 (ja) | 半導体装置 | |
CN111785686B (zh) | 切割晶圆的方法及晶粒 | |
KR101099515B1 (ko) | 반도체 소자의 콘택홀 형성 방법 | |
KR20080000831A (ko) | 반도체 소자의 제조 방법 | |
JP2004303784A (ja) | 半導体装置の製造方法 | |
KR100729072B1 (ko) | 트렌치형 소자 분리막 형성 방법 | |
TWI550704B (zh) | 半導體製程及其晶片結構與晶片組合結構 | |
TW202412274A (zh) | 半導體結構 | |
US20030030130A1 (en) | Semiconductor device with mechanical stress protection during wafer cutting, and manufacturing process thereof | |
KR100562327B1 (ko) | 반도체 소자의 트랜치 소자 분리막 형성 방법 | |
KR20070051088A (ko) | 크랙방지용 홈을 구비한 반도체 웨이퍼 및 반도체 웨이퍼절단방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130116 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130116 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140128 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140204 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140404 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140603 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140828 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20140904 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140930 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141023 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5638818 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |