JP4884322B2 - High frequency oscillation source - Google Patents

High frequency oscillation source Download PDF

Info

Publication number
JP4884322B2
JP4884322B2 JP2007175088A JP2007175088A JP4884322B2 JP 4884322 B2 JP4884322 B2 JP 4884322B2 JP 2007175088 A JP2007175088 A JP 2007175088A JP 2007175088 A JP2007175088 A JP 2007175088A JP 4884322 B2 JP4884322 B2 JP 4884322B2
Authority
JP
Japan
Prior art keywords
frequency
oscillator
frequency converter
phase noise
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007175088A
Other languages
Japanese (ja)
Other versions
JP2009017096A (en
Inventor
和広 西田
正臣 津留
憲司 川上
浩之 水谷
守泰 宮▲崎▼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2007175088A priority Critical patent/JP4884322B2/en
Publication of JP2009017096A publication Critical patent/JP2009017096A/en
Application granted granted Critical
Publication of JP4884322B2 publication Critical patent/JP4884322B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Description

この発明は、例えばマイクロ波帯やミリ波帯の高周波信号を発振する低位相雑音の高周波発振源に関するものである。   The present invention relates to a low-phase noise high-frequency oscillation source that oscillates a high-frequency signal in, for example, a microwave band or a millimeter wave band.

従来の高周波発振源として、信号源の出力波が等分配され、分配された一方がディレイラインで一定の遅延時間を与えられ、さらに移相器を通過した後、これら等分配された２波が再び周波数変換器でミキシングされることで、低位相雑音発信源を実現する高周波発振源があった(例えば下記特許文献１参照)。   As a conventional high-frequency oscillation source, the output wave of the signal source is equally distributed, one of the distributed waves is given a fixed delay time by a delay line, and after passing through the phase shifter, these two equally distributed waves are There is a high-frequency oscillation source that realizes a low phase noise source by mixing again with a frequency converter (see, for example, Patent Document 1 below).

動作原理は、分配された２信号のうち、ディレイラインで遅延された信号は移相器で位相を変化させられる。移相器で変化させられた信号はミクサで元の信号とミキシングされ、出力される。このとき、元の信号と移相器で出力された信号の位相が、同位相となるように移相器の位相変化量を決定する。これにより、遅延時間の整数倍の周期を持つ周波数の位相ノイズ成分が相殺される。   The principle of operation is that the phase of a signal delayed by a delay line among the two distributed signals is changed by a phase shifter. The signal changed by the phase shifter is mixed with the original signal by the mixer and output. At this time, the phase shift amount of the phase shifter is determined so that the phases of the original signal and the signal output from the phase shifter are the same. Thereby, the phase noise component of the frequency having a cycle that is an integral multiple of the delay time is canceled.

特開平５−３２７４１５号公報JP-A-5-327415

従来の高周波発振源では、遅延時間の整数倍の周期を持つ周波数の位相ノイズ成分が相殺されることから、信号の周波数近傍の位相雑音を低減したい場合には、非常に長いディレイラインが必要となる。このため回路のサイズが非常に大きくなるという課題があった。   The conventional high-frequency oscillation source cancels out the phase noise component with a frequency that is an integral multiple of the delay time. Therefore, if you want to reduce the phase noise near the signal frequency, you need a very long delay line. Become. For this reason, there has been a problem that the size of the circuit becomes very large.

この発明は上記のような課題を解決するためになされたもので、長いディレイラインを用いることなく、信号波の位相雑音を低減することができる高周波発振源を提供することを目的とする。   The present invention has been made to solve the above-described problems, and an object thereof is to provide a high-frequency oscillation source capable of reducing the phase noise of a signal wave without using a long delay line.

この発明は、周波数変換器と、中心周波数２ｆ ０ の帯域通過フィルタと、２分周器とを直列接続したものを１段の基本構成として、前記基本構成を(Ｎ−１)段(Ｎ：２以上の整数)直列接続し、前記第１段目の周波数変換器における第１の入力端子及び前記第１段目から第(Ｎ−１)段目の周波数変換器における第２の入力端子に接続されてそれぞれに設けられた発振周波数ｆ０の発振器を備えたことを特徴とする高周波発振源、等である。 In the present invention, a frequency converter, a band-pass filter having a center frequency of 2f 0 , and a frequency divider of 2 are connected in series, and the basic configuration is defined as (N-1) stages (N: Two or more integers) connected in series to the first input terminal of the first stage frequency converter and the second input terminal of the first to (N-1) th stage frequency converter. A high-frequency oscillation source characterized by including an oscillator having an oscillation frequency f 0 connected to each other.

この発明によれば、発振器と周波数変換器と分周器とを多段に接続したことで、その段数に応じて、発振器単体の場合と比べて、出力波の低位相雑音化を図ることができるという効果を奏する。   According to the present invention, since the oscillator, the frequency converter, and the frequency divider are connected in multiple stages, the phase of the output wave can be reduced according to the number of stages as compared with the case of the oscillator alone. There is an effect.

以下この発明を、各実施の形態に従って説明する。
実施の形態１．
図１は、この発明の実施の形態１による高周波発振源の構成を示すブロック図である。図１に示すように、実施の形態１による高周波発振源は、周波数変換器２と帯域通過フィルタ３と２分周器４と、周波数変換器２の第２の入力端子に接続された(第１の)発振器１とを１ユニットとして、該ユニットを複数段接続し、１ユニット目の周波数変換器２における第１の入力端子にも(第２の)発振器１ａを接続した構成を有する。なお、直列接続された周波数変換器２、帯域通過フィルタ３、２分周器４が基本構成を構成する。 Hereinafter, the present invention will be described according to each embodiment.
Embodiment 1 FIG.
1 is a block diagram showing a configuration of a high-frequency oscillation source according to Embodiment 1 of the present invention. As shown in FIG. 1, the high-frequency oscillation source according to the first embodiment is connected to the frequency converter 2, the band-pass filter 3, the frequency divider 4 and the second input terminal of the frequency converter 2 (first 1) an oscillator 1 as one unit, the unit was connected in a plurality of stages, also has a first input terminal in one unit first frequency converter 2 configured whereby a (second) oscillator 1a. The frequency converter 2, the band pass filter 3, and the frequency divider 4 connected in series constitute a basic configuration.

ここでは、周波数変換器２と帯域通過フィルタ３と２分周器４と、周波数変換器の第２の入力端子に接続された発振器１とで構成されるユニットを(Ｎ−１)(Ｎは２以上の整数)段接続し、１ユニット目の周波数変換器２における第１の入力端子にも発振器１ａを接続する。発振器１，１ａの位相雑音はすべて同程度を想定している。帯域通過フィルタ３は、チップキャパシタ及びチップインダクタによるフィルタや、パターン線路によるフィルタ等からなる。   Here, a unit composed of the frequency converter 2, the band-pass filter 3, the frequency divider 4 and the oscillator 1 connected to the second input terminal of the frequency converter is represented by (N-1) (N is Two or more integers) are connected, and the oscillator 1a is also connected to the first input terminal of the frequency converter 2 of the first unit. The phase noises of the oscillators 1 and 1a are all assumed to be approximately the same. The band pass filter 3 includes a filter using a chip capacitor and a chip inductor, a filter using a pattern line, and the like.

次に動作について説明する。発振器１ａから出力される周波数ｆ０のマイクロ波は、最初の周波数変換器２で、別の発振器１からの出力波とミキシングされ、周波数２ｆ０の出力波として、帯域通過フィルタ３に入力される。帯域通過フィルタ３では周波数２ｆ０の成分のみが濾波され通過し、２分周器４に入力される。２分周器４では、入力されたマイクロ波は周波数が半分のｆ0となり次段の周波数変換器２に入力される。 Next, the operation will be described. The microwave with the frequency f 0 output from the oscillator 1 a is mixed with the output wave from another oscillator 1 by the first frequency converter 2 and input to the bandpass filter 3 as the output wave with the frequency 2 f 0. . In the band pass filter 3, only the component having the frequency 2 f 0 is filtered and passed to the divide-by-two 4. In the two-frequency divider 4, the input microwave becomes half frequency f 0 and is input to the next frequency converter 2.

ここで、上記１段あたりの動作において、位相雑音低減の効果について説明する。発振器１における、ある離調周波数での雑音電圧密度をＶ ｎ ［Ｖ／Ｈｚ］、これに対応する位相雑音をＰＮ［ｄＢｃ／Ｈｚ］とする。周波数変換器２では、位相雑音はインコヒーレントに加算されるため電力加算となり、周波数２ｆ０の出力波の位相雑音は(ＰＮ＋３)［ｄＢｃ／Ｈｚ］となる。この出力波が２分周器４で分周される時は、コヒーレント動作であり電圧加算となり、位相雑音は６ｄＢ低減し(ＰＮ‐３)［ｄＢｃ／Ｈｚ］となる。結果として、元の発振器１の位相雑音と比較して位相雑音が３ｄＢ低減する。 Here, the effect of phase noise reduction in the operation per stage will be described. The noise voltage density at a certain detuning frequency in the oscillator 1 is V n [V / Hz], and the corresponding phase noise is PN [dBc / Hz]. The frequency converter 2, the phase noise becomes power adding order is added incoherently, phase noise of the output wave of frequency 2f 0 becomes (PN + 3) [dBc / Hz]. When this output wave is divided by the divide-by-2 divider 4, it is a coherent operation and voltage addition is performed, and the phase noise is reduced by 6 dB to (PN-3) [dBc / Hz]. As a result, the phase noise is reduced by 3 dB compared to the phase noise of the original oscillator 1.

雑音電圧密度Ｖ ｎ を用いて、ミキシング及び分周後の雑音電圧密度Ｖと、位相雑音の低減分△ＰＮを表すと次式となる。 Using the noise voltage density V n , the noise voltage density V after mixing and frequency division and the phase noise reduction ΔPN are expressed as follows.

Ｖ＝{√(Ｖｎ ２＋Ｖｎ ２)}／２ (１)
ΔＰＮ＝２０・ｌｏｇ(Ｖ／Ｖｎ) (２) V = {√ (V n 2 + V n 2 )} / 2 (1)
ΔPN = 20 · log (V / V n ) (2)

次段では、位相雑音が(ＰＮ―３)［ｄＢｃ／Ｈｚ］及びＰＮ［ｄＢｃ／Ｈｚ］のマイクロ波のミキシングの出力を２分周するので、分周後の位相雑音はさらに低減する。上述の動作を各段で繰り返すことにより、第ｋ段目の２分周器４における出力波の雑音電圧密度Ｖｋ及び位相雑音の低減分ΔＰＮは次式となる。 In the next stage, the output of the microwave mixing with the phase noise of (PN-3) [dBc / Hz] and PN [dBc / Hz] is divided by 2, so that the phase noise after the frequency division is further reduced. By repeating the above operations at each stage, reducing component ΔPN output wave of the noise voltage density V k and phase noise in the two divider 4 of the k-th stage becomes the following equation.

Ｖｋ＝{√(Ｖｋ−１ ２＋Ｖｎ ２)}／２ (３)
ΔＰＮ＝２０・ｌｏｇ(Ｖｋ／Ｖｎ) (４) V k = {√ (V k−1 2 + V n 2 )} / 2 (3)
ΔPN = 20 · log (V k / V n ) (4)

ただし、式(３)において、ｋ＝１の時Ｖｋ−１＝Ｖ０＝Ｖｎである。式(３)(４)より、出力波の位相雑音は、発振器１ａの位相雑音より約４.７７ｄＢ低減した値に漸近する。 However, in the equation (3), when k = 1, V k−1 = V 0 = V n . From the equations (3) and (4), the phase noise of the output wave gradually approaches a value reduced by about 4.77 dB from the phase noise of the oscillator 1a.

図２に、発振器１の個数Ｎと位相雑音低減の効果の関係を表す。   FIG. 2 shows the relationship between the number N of the oscillators 1 and the effect of phase noise reduction.

以上のように、この実施の形態１によれば、周波数変換器２と帯域通過フィルタ３と２分周器４と、周波数変換器２の第２の入力端子に接続された発振器１とを１ユニットとして、該ユニットを複数段接続し、１ユニット目の周波数変換器２における第１の入力端子にも発振器１ａが接続した構成とすることで、各段の周波数変換器２において位相雑音ＰＮが電力加算される一方、分周動作は電圧加算であるため、元の発振器１ａより位相雑音を低減した周波数ｆ０の出力波が得られ、高周波信号源の低位相雑音化を図ることができる。また、最終段の２分周器４を通さずに出力波を取り出すことで、位相雑音を低減した周波数２ｆ０の出力波を得ることもできる。 As described above, according to the first embodiment, the frequency converter 2, the band pass filter 3, the 2 frequency divider 4, and the oscillator 1 connected to the second input terminal of the frequency converter 2 are 1 As a unit, the units are connected in a plurality of stages, and the oscillator 1a is also connected to the first input terminal of the frequency converter 2 of the first unit, so that the phase noise PN is generated in the frequency converter 2 of each stage. While the power is added, the frequency dividing operation is voltage addition. Therefore, an output wave having a frequency f 0 with reduced phase noise is obtained from the original oscillator 1a, and the phase noise of the high frequency signal source can be reduced. Further, by extracting the output wave without passing through the final frequency divider 4, it is also possible to obtain an output wave having a frequency of 2 f 0 with reduced phase noise.

実施の形態２．
図３は、この発明の実施の形態２による高周波発振源の構成を示すブロック図である。図３において、図１と同一又はそれに相当する構成要素には同一符号を付し、その説明を省略する。図３に示すように、実施の形態２による高周波発振源では、上記実施の形態１で各段に配置されていた２分周器４がなく、最終段の帯域通過フィルタ３の出力にＮ分周器５を接続している。なお、直列接続された周波数変換器２と帯域通過フィルタ３が基本構成を構成する。 Embodiment 2. FIG.
3 is a block diagram showing a configuration of a high-frequency oscillation source according to Embodiment 2 of the present invention. In FIG. 3, the same reference numerals are given to the same or corresponding components as those in FIG. 1, and the description thereof is omitted. As shown in FIG. 3, the high-frequency oscillation source according to the second embodiment does not have the two frequency dividers 4 arranged at each stage in the first embodiment, and the output of the bandpass filter 3 at the final stage is divided by N. Circulator 5 is connected. The frequency converter 2 and the band pass filter 3 connected in series constitute a basic configuration.

次に動作について説明する。発振器１ａから出力される周波数ｆ０のマイクロ波は、最初の周波数変換器２で、別のマイクロ波の発振器１からの出力波とミキシングされ、周波数２ｆ０の出力波となり、帯域通過フィルタ３を通過して、次段の周波数変換器２に入力される。次段の周波数変換器２でも、別のマイクロ波の発振器１からの出力とミキシングされ周波数３ｆ０の出力となる。これを(Ｎ−１)段、繰り返すことで出力波の周波数はＮ・ｆ０となる。この時の位相雑音は、各段の発振器１の位相雑音がインコヒーレントに加算されるため電力加算となり、(ＰＮ＋１０ＬｏｇＮ)［ｄＢｃ／Ｈｚ］となる。雑音電圧密度ＶＮを用いると、ｍ個の発振器１の多段接続による出力波の雑音電圧密度Ｖｍ及び位相雑音の低減分ΔＰＮは次式となる。 Next, the operation will be described. The microwave having the frequency f 0 output from the oscillator 1 a is mixed with the output wave from the other oscillator 1 by the first frequency converter 2 to become an output wave having the frequency 2 f 0. It passes through and is input to the frequency converter 2 in the next stage. Next even frequency converter 2, is output and mixing from the oscillator 1 of another microwave becomes the output of the frequency 3f 0. By repeating this in (N−1) stages, the frequency of the output wave becomes N · f 0 . The phase noise at this time is the power addition because the phase noise of the oscillator 1 at each stage is added incoherently, and becomes (PN + 10 LogN) [dBc / Hz]. When the noise voltage density V N is used, the noise voltage density V m of the output wave and the phase noise reduction ΔPN due to the multistage connection of the m oscillators 1 are expressed by the following equations.

Ｖｍ＝{√(ｍ・Ｖｎ ２)}／ｍ (５)
ΔＰＮ＝２０・ｌｏｇ(Ｖｍ／Ｖｎ) (６) V m = {√ (m · V n 2 )} / m (5)
ΔPN = 20 · log (V m / V n ) (6)

図４に、発振器１の個数Ｎと位相雑音低減の効果の関係を表す。   FIG. 4 shows the relationship between the number N of the oscillators 1 and the effect of phase noise reduction.

以上のように、この実施の形態２によれば、周波数変換器２と帯域通過フィルタ３と、周波数変換器２の第２の入力端子に接続された発振器１とを１ユニットとして、該ユニットを複数段接続し、１ユニット目の周波数変換器２における第１の入力端子にも発振器１ａが接続され、Ｎ−１ユニット目の帯域通過フィルタ３における出力端子にＮ分周器５を接続した構成とすることで、各段の周波数変換器２において位相雑音ＰＮが電力加算される一方、最終段のＮ分周では電圧加算であるため、元の発振器１ａより位相雑音を低減した周波数ｆ０の出力波が得られ、高周波信号源の低位相雑音化を図ることができる。 As described above, according to the second embodiment, the frequency converter 2, the band-pass filter 3, and the oscillator 1 connected to the second input terminal of the frequency converter 2 are regarded as one unit, and the unit is A configuration in which a plurality of stages are connected, the oscillator 1a is also connected to the first input terminal of the frequency converter 2 of the first unit, and the N divider 5 is connected to the output terminal of the band-pass filter 3 of the (N-1) th unit. As a result, power is added to the phase noise PN in the frequency converter 2 at each stage, while voltage addition is performed at the final stage N division, so that the frequency f 0 of which the phase noise is reduced from the original oscillator 1a. An output wave is obtained, and the high-frequency signal source can be reduced in phase noise.

また、最終段のＮ分周器を通さずに出力波を取り出すことで、位相雑音を低減した周波数Ｎ・ｆ０の出力波を得ることもできる。さらに、最終段のＮ分周器の分周数を変えることで、周波数(Ｎ／Ｍ)・ｆ０(Ｍ：整数)の出力波を得ることもできる。 In addition, an output wave having a frequency N · f 0 with reduced phase noise can be obtained by taking out the output wave without passing through the final N divider. Furthermore, an output wave having a frequency (N / M) · f 0 (M: integer) can be obtained by changing the frequency dividing number of the N frequency divider in the final stage.

実施の形態３．
図５は、この発明の実施の形態３による高周波発振源の構成を示すブロック図である。図５において、図３と同一又はそれに相当する構成要素には同一符号を付しており、その説明を省略する。図５に示すように、実施の形態３では実施の形態２による高周波発振源において、最終段(最終ユニット)の発振器１を電圧制御発振器６ａに置き換え、位相比較器６ｂと、基準信号源６ｃと、低域通過フィルタ６ｄとを組合せて、位相同期発振器６とした構成である。電圧制御発振器６ａは、共振回路に可変リアクタンス素子を用いており、外部から制御端子に印加される制御電圧によって、自励発振周波数を可変できる発振器である。可変リアクタンス素子は、バラクタダイオードを用いた可変容量素子等からなる。 Embodiment 3 FIG.
FIG. 5 is a block diagram showing a configuration of a high-frequency oscillation source according to Embodiment 3 of the present invention. In FIG. 5, the same reference numerals are given to the same or corresponding components as those in FIG. 3, and description thereof is omitted. As shown in FIG. 5, in the third embodiment, in the high-frequency oscillation source according to the second embodiment, the last-stage (final unit) oscillator 1 is replaced with a voltage-controlled oscillator 6a, and a phase comparator 6b, a reference signal source 6c, The phase-locked oscillator 6 is combined with the low-pass filter 6d. The voltage-controlled oscillator 6a uses a variable reactance element in the resonance circuit, and is an oscillator that can vary the self-excited oscillation frequency by a control voltage applied to the control terminal from the outside. The variable reactance element includes a variable capacitance element using a varactor diode.

各段の発振器１をＰＬＬ(フェーズ・ロック・ループ)などの周波数安定度を高める構成としていない場合、実施の形態２の構成では、最終段の出力波の周波数安定度は低い。位相同期発振器６を備えることで、周波数安定度が高くなり、また、キャリア近傍の位相雑音を基準信号源６ｃと同じレベルまで低減することができる。基準信号源６ｃには水晶発振器など周波数安定度が非常に優れた素子を使用することができるため、位相同期発振器６の周波数安定度を非常に高くすることができる。   When the oscillator 1 of each stage is not configured to increase the frequency stability such as PLL (phase lock loop), the frequency stability of the output wave of the final stage is low in the configuration of the second embodiment. By providing the phase-locked oscillator 6, the frequency stability is increased, and the phase noise near the carrier can be reduced to the same level as that of the reference signal source 6c. Since the reference signal source 6c can use an element having a very high frequency stability such as a crystal oscillator, the frequency stability of the phase-locked oscillator 6 can be made very high.

実施の形態４．
図６は、この発明の実施の形態４による高周波発振源の構成を示すブロック図である。図６に示すように、実施の形態４による高周波発振源は、上記実施の形態１から３までの構成と異なり、発振器１と周波数変換器２と帯域通過フィルタ３とで構成されるユニットを多段にせず、１段で構成する。ただし、ユニット内の発振器の代わりに、注入同期発振器７を使用し、該注入同期発振器７の入力端子と２分周器４の出力とを接続する。 Embodiment 4 FIG.
FIG. 6 is a block diagram showing a configuration of a high-frequency oscillation source according to Embodiment 4 of the present invention. As shown in FIG. 6, the high-frequency oscillation source according to the fourth embodiment is different from the first to third embodiments in that a unit including an oscillator 1, a frequency converter 2, and a bandpass filter 3 is provided in multiple stages. Instead, it consists of one stage. However, instead of the oscillator in the unit, an injection locking oscillator 7 is used, and the input terminal of the injection locking oscillator 7 and the output of the divide-by-2 divider 4 are connected.

次に動作について説明する。注入同期発振器７から出力される周波数ｆ０のマイクロ波は、周波数変換器２でマイクロ波の発振器１からの出力波とミキシングされ、周波数２ｆ０の出力波となり、帯域通過フィルタ３を通過して、２分周器４に入力される。２分周器４では、入力されたマイクロ波は周波数が半分のｆ0となる。 Next, the operation will be described. The microwave with the frequency f 0 output from the injection locked oscillator 7 is mixed with the output wave from the microwave oscillator 1 by the frequency converter 2 to become an output wave with the frequency 2f 0 and passes through the band pass filter 3. 2 is input to the frequency divider 4. In the divide-by-2 divider 4, the input microwave becomes f 0 whose frequency is half.

このとき、周波数変換器２では、位相雑音はインコヒーレントに加算されるため電力加算となり、周波数２ｆ０の出力波の位相雑音は(ＰＮ＋３)［ｄＢｃ／Ｈｚ］となる。この出力波が２分周器４で分周される時は、コヒーレント動作であり電圧加算となり、位相雑音は６ｄＢ低減し(ＰＮ―３)［ｄＢｃ／Ｈｚ］となる。結果として、元の発振器１の位相雑音と比較して位相雑音が３ｄＢ低減する。 At this time, the frequency converter 2, the phase noise becomes power adding order is added incoherently, phase noise of the output wave of frequency 2f 0 becomes (PN + 3) [dBc / Hz]. When this output wave is divided by the divide-by-2 divider 4, it is a coherent operation and voltage addition is performed, and the phase noise is reduced by 6 dB to (PN-3) [dBc / Hz]. As a result, the phase noise is reduced by 3 dB compared to the phase noise of the original oscillator 1.

この出力波の一部を注入同期発振器７への入力として注入する。注入同期発振器７の位相雑音は注入される入力波の位相雑音に近づくという性質があるため、注入同期発振器７の出力波の位相雑音が改善する。この位相雑音が改善された出力が周波数変換器２で発振器１の出力波とミキシングされ、帯域通過フィルタ３を通過して、２分周器４で再び分周されることでさらに位相雑音が改善する。これらを繰り返すことで、実施の形態１と同様の効果が得られ、出力波の位相雑音は、発振器１の位相雑音より約４.７７ｄＢ低減した値に漸近する。   A part of this output wave is injected as an input to the injection locked oscillator 7. Since the phase noise of the injection locked oscillator 7 has the property of approaching the phase noise of the injected input wave, the phase noise of the output wave of the injection locked oscillator 7 is improved. The output with the improved phase noise is mixed with the output wave of the oscillator 1 by the frequency converter 2, passes through the band pass filter 3, and is divided again by the frequency divider 4, thereby further improving the phase noise. To do. By repeating these, the same effect as in the first embodiment is obtained, and the phase noise of the output wave gradually approaches a value reduced by about 4.77 dB from the phase noise of the oscillator 1.

以上のように、この実施の形態４によれば、注入同期発振器７を使用することで、発振器１、周波数変換器２、帯域通過フィルタ３を多段にすることなく、１段の構成で、実施の形態１と同様の効果を得ることができる。   As described above, according to the fourth embodiment, by using the injection locked oscillator 7, the oscillator 1, the frequency converter 2 and the band pass filter 3 can be implemented in a single stage without using multiple stages. The effect similar to the form 1 of this can be acquired.

実施の形態５．
図７は、この発明の実施の形態５による高周波発振源の構成を示すブロック図である。図７に示すように、実施の形態５による高周波発振源では、上記実施の形態４において、発振器１をさらに(第２の)注入同期発振器７ａに置換えた構成である。 Embodiment 5 FIG.
FIG. 7 is a block diagram showing a configuration of a high-frequency oscillation source according to Embodiment 5 of the present invention. As shown in FIG. 7, the high-frequency oscillation source according to the fifth embodiment has a configuration in which the oscillator 1 is further replaced with a (second) injection-locked oscillator 7a in the fourth embodiment.

次に動作について説明する。注入同期発振器７ａから出力される周波数ｆ０のマイクロ波は、周波数変換器２で、別の注入同期発振器７からの出力波とミキシングされ、周波数２ｆ０の出力となり、帯域通過フィルタ３を通過して、２分周器４に入力される。２分周器４では、入力されたマイクロ波は周波数が半分のｆ0となる。 Next, the operation will be described. The microwave with the frequency f 0 output from the injection-locked oscillator 7 a is mixed with the output wave from another injection-locked oscillator 7 by the frequency converter 2 to be output with the frequency 2 f 0 , and passes through the band pass filter 3. And input to the frequency divider 4. In the divide-by-2 divider 4, the input microwave becomes f 0 whose frequency is half.

このとき、周波数変換器２では、位相雑音はインコヒーレントに加算されるため電力加算となり、周波数２ｆ０の出力波の位相雑音は(ＰＮ＋３)［ｄＢｃ／Ｈｚ］となる。この出力波が２分周器４で分周される時は、コヒーレント動作であり電圧加算となり、位相雑音は６ｄＢ低減し(ＰＮ―３)［ｄＢｃ／Ｈｚ］となる。結果として、元の発振器１の位相雑音と比較して位相雑音が３ｄＢ低減する。 At this time, the frequency converter 2, the phase noise becomes power adding order is added incoherently, phase noise of the output wave of frequency 2f 0 becomes (PN + 3) [dBc / Hz]. When this output wave is divided by the divide-by-2 divider 4, it is a coherent operation and voltage addition is performed, and the phase noise is reduced by 6 dB to (PN-3) [dBc / Hz]. As a result, the phase noise is reduced by 3 dB compared to the phase noise of the original oscillator 1.

この出力波の一部をそれぞれの注入同期発振器７に注入する。注入同期発振器７は注入される入力波の位相雑音に近づくという性質があるため、注入同期発振器７の出力波の位相雑音が改善する。この位相雑音が改善された出力波が周波数変換器２に再び注入され、ミキシングされ、２分周器４で分周されることで、さらに位相雑音が改善する。これらを繰り返すことで、２分周器４の出力の位相雑音は改善され、最終的に非常に低位相雑音の出力波が得られる。   A part of this output wave is injected into each injection-locked oscillator 7. Since the injection-locked oscillator 7 has the property of approaching the phase noise of the input wave to be injected, the phase noise of the output wave of the injection-locked oscillator 7 is improved. The output wave whose phase noise is improved is injected again into the frequency converter 2, mixed, and divided by the divide-by-2 divider 4, thereby further improving the phase noise. By repeating these operations, the phase noise of the output of the divide-by-4 divider is improved, and an output wave with very low phase noise is finally obtained.

なお、この発明は上記各実施の形態に限定されるものではなく、これらの可能な組合せを含むことは云うまでもない。   In addition, this invention is not limited to said each embodiment, It cannot be overemphasized that these possible combinations are included.

この発明の実施の形態１による高周波発振源の構成を示すブロック図である。It is a block diagram which shows the structure of the high frequency oscillation source by Embodiment 1 of this invention. 実施の形態１における発振器の個数と位相雑音低減の効果の関係を表すグラフである。4 is a graph showing the relationship between the number of oscillators and the effect of phase noise reduction in the first embodiment. この発明の実施の形態２による高周波発振源の構成を示すブロック図である。It is a block diagram which shows the structure of the high frequency oscillation source by Embodiment 2 of this invention. 実施の形態２における発振器の個数と位相雑音低減の効果の関係を表すグラフである。10 is a graph showing the relationship between the number of oscillators and the effect of phase noise reduction in the second embodiment. この発明の実施の形態３による高周波発振源の構成を示すブロック図である。It is a block diagram which shows the structure of the high frequency oscillation source by Embodiment 3 of this invention. この発明の実施の形態４による高周波発振源の構成を示すブロック図である。It is a block diagram which shows the structure of the high frequency oscillation source by Embodiment 4 of this invention. この発明の実施の形態５による高周波発振源の構成を示すブロック図である。It is a block diagram which shows the structure of the high frequency oscillation source by Embodiment 5 of this invention.

符号の説明Explanation of symbols

１，１ａ 発振器、２ 周波数変換器、３ 帯域通過フィルタ、４ ２分周器、５ Ｎ分周器、６ 位相同期発振器、６ａ 電圧制御発振器、６ｂ 位相比較器、６ｃ 基準信号源、６ｄ 低域通過フィルタ、７，７ａ 注入同期発振器。   1, 1a oscillator, 2 frequency converter, 3 band pass filter, 4 2 frequency divider, 5 N frequency divider, 6 phase locked oscillator, 6a voltage controlled oscillator, 6b phase comparator, 6c reference signal source, 6d low frequency Pass filter, 7, 7a Injection-locked oscillator.

Claims (6)

周波数変換器と、中心周波数２ｆ ０ の帯域通過フィルタと、２分周器とを直列接続したものを１段の基本構成として、前記基本構成を(Ｎ−１)段(Ｎ：２以上の整数)直列接続し、前記第１段目の周波数変換器における第１の入力端子及び前記第１段目から第(Ｎ−１)段目の周波数変換器における第２の入力端子に接続されてそれぞれに設けられた発振周波数ｆ０の発振器を備えたことを特徴とする高周波発振源。 A frequency converter, a band-pass filter having a center frequency of 2f 0 , and a frequency divider of 2 are connected in series as a single basic configuration, and the basic configuration is (N-1) stages (N: an integer of 2 or more) ) Connected in series and connected to the first input terminal of the first stage frequency converter and the second input terminal of the first to (N-1) th stage frequency converter respectively. A high-frequency oscillation source comprising an oscillator having an oscillation frequency f 0 provided in the above. 周波数変換器と帯域通過フィルタとを直列接続したものを１段の基本構成として、前記基本構成を(Ｎ−１)段(Ｎ：２以上の整数)直列接続し、前記第１段目の周波数変換器における第１の入力端子及び前記第１段目から第(Ｎ−１)段目の周波数変換器における第２の入力端子に接続されてそれぞれに設けられた発振周波数ｆ０の発振器を備え、前記帯域通過フィルタは、Ｋ(Ｋ：１からＮ−１までの整数)段目において中心周波数が(Ｋ＋１)・ｆ ０ であることを特徴とする高周波発振源。 What the frequency converter and the band-pass filter connected in series as a basic configuration of one stage, the basic configuration of the (N-1) stage (N: 2 or more integer) connected in series, the first stage An oscillator having an oscillation frequency f 0 provided to each of the first input terminal of the frequency converter and the second input terminal of the first to (N−1) th frequency converters is connected to the first input terminal of the frequency converter. The high-frequency oscillation source is characterized in that the band-pass filter has a center frequency of (K + 1) · f 0 at the K (K: integer from 1 to N−1) stage . 第(Ｎ−１)段目の周波数変換器の出力端子に接続されたＮ分周器をさらに備えたことを特徴とする請求項２に記載の高周波発振源。   3. The high frequency oscillation source according to claim 2, further comprising an N frequency divider connected to an output terminal of the (N-1) th stage frequency converter. 第(Ｎ−１)段目の発振器を電圧制御発振器とし、入力端子がＮ分周器又は帯域通過フィルタの出力端子と接続され、出力端子が低域通過フィルタを介して前記電圧制御発振器の制御端子と接続された位相比較器と、前記位相比較器に接続された基準信号源とをさらに備えたことを特徴とする請求項２又は３に記載の高周波発振源。   The oscillator of the (N-1) -th stage is a voltage controlled oscillator, the input terminal is connected to the N frequency divider or the output terminal of the band pass filter, and the output terminal is controlled by the low pass filter. The high-frequency oscillation source according to claim 2 or 3, further comprising a phase comparator connected to a terminal and a reference signal source connected to the phase comparator. 周波数変換器と、前記周波数変換器の第１の入力端子に接続される発振周波数ｆ０の発振器と、前記周波数変換器の出力端子と接続される中心周波数２ｆ ０ の帯域通過フィルタと、前記帯域通過フィルタと接続された２分周器と、入力端子が前記２分周器の出力端子と接続され、出力端子が前記周波数変換器の第２の入力端子に接続された注入同期発振器とを備えたことを特徴とする高周波発振源。 A frequency converter, an oscillator having an oscillation frequency f 0 connected to a first input terminal of the frequency converter, a bandpass filter having a center frequency 2f 0 connected to an output terminal of the frequency converter, and the band A frequency divider connected to a pass filter; and an injection-locked oscillator having an input terminal connected to the output terminal of the frequency divider and an output terminal connected to the second input terminal of the frequency converter. A high frequency oscillation source characterized by that. 発振器を第２の注入同期発振器とし、前記第２の注入同期発振器の入力端子に２分周器の出力端子を接続したことを特徴とする請求項５に記載の高周波発振源。   6. The high-frequency oscillation source according to claim 5, wherein the oscillator is a second injection-locked oscillator, and an output terminal of a two-frequency divider is connected to an input terminal of the second injection-locked oscillator.
JP2007175088A 2007-07-03 2007-07-03 High frequency oscillation source Expired - Fee Related JP4884322B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007175088A JP4884322B2 (en) 2007-07-03 2007-07-03 High frequency oscillation source

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007175088A JP4884322B2 (en) 2007-07-03 2007-07-03 High frequency oscillation source

Publications (2)

Publication Number Publication Date
JP2009017096A JP2009017096A (en) 2009-01-22
JP4884322B2 true JP4884322B2 (en) 2012-02-29

Family

ID=40357464

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007175088A Expired - Fee Related JP4884322B2 (en) 2007-07-03 2007-07-03 High frequency oscillation source

Country Status (1)

Country Link
JP (1) JP4884322B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5495747B2 (en) * 2009-12-09 2014-05-21 三菱電機株式会社 High frequency oscillation source
JP2011239127A (en) * 2010-05-10 2011-11-24 Mitsubishi Electric Corp High frequency oscillation source
JPWO2014106899A1 (en) * 2013-01-07 2017-01-19 三菱電機株式会社 High frequency oscillation source

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5685908A (en) * 1979-12-14 1981-07-13 Japan Radio Co Ltd Frequency synthesizer system
JPH05315953A (en) * 1992-05-08 1993-11-26 Mitsubishi Electric Corp Frequency synthesizer
US5596290A (en) * 1993-10-08 1997-01-21 Northrop Grumman Corporation Direct frequency synthesizer having moderate bandwidth
JPH07249986A (en) * 1994-03-10 1995-09-26 Mitsubishi Electric Corp Frequency synthesizer
JPH0955628A (en) * 1995-05-30 1997-02-25 Hewlett Packard Co <Hp> High resolving power offset synthesizer
JP3422915B2 (en) * 1997-10-08 2003-07-07 シャープ株式会社 Microwave and millimeter-wave injection-locked oscillator

Also Published As

Publication number Publication date
JP2009017096A (en) 2009-01-22

Similar Documents

Publication Publication Date Title
TWI528725B (en) Wideband frequency synthesizer and frequency synthesizing method thereof
JP5387187B2 (en) Clock signal distribution device
US8493105B2 (en) Injection-locked frequency divider
US11418205B1 (en) System and method of FN-PLL with multi modulus divider
US8736326B1 (en) Frequency synthesizer and frequency synthesis method thereof
US8004320B2 (en) Frequency synthesizer, frequency prescaler thereof, and frequency synthesizing method thereof
JP4884322B2 (en) High frequency oscillation source
CN117081583B (en) Frequency source for improving phase noise
JP6366523B2 (en) Frequency synthesizer
KR20220101139A (en) How to improve clock frequency coverage
JP2007124508A (en) Pll transient response control system and communication system
US11356083B1 (en) High-switching speed and low-phase-noise-analog synthesizer
CN113162617B (en) Low-phase-noise X-band frequency source and modulation method thereof
CN104702279A (en) Frequency synthesizer of phase-locked loop
US8736325B1 (en) Wide frequency range clock generation using a single oscillator
JP4890198B2 (en) High frequency oscillation source
Aggarwal et al. A 27-29GHz Integer-N PLL with Quadrature phases for 5G applications
US9698800B2 (en) System and method for clock generation with an output fractional frequency divider
WO2014106899A1 (en) High frequency oscillation source
Yongke The design of wide BW frequency synthesizer based on the DDS&PLL hybrid method
JP2010233078A (en) Pll circuit
Lo et al. A 0.6 ps jitter 2–16 GHz 130nm CMOS frequency synthesizer for broadband applications
JP6753132B2 (en) Signal source
Lee et al. A 58-%-Lock-Range Divide-by-9 Injection-Locked Frequency Divider Using Harmonic-Control Technique
JP2005033581A (en) Phase synchronization loop type frequency synthesizer of fractional-n method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100412

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110714

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110726

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111108

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111206

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141216

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees