JP4434809B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP4434809B2 JP4434809B2 JP2004096745A JP2004096745A JP4434809B2 JP 4434809 B2 JP4434809 B2 JP 4434809B2 JP 2004096745 A JP2004096745 A JP 2004096745A JP 2004096745 A JP2004096745 A JP 2004096745A JP 4434809 B2 JP4434809 B2 JP 4434809B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating resin
- resin film
- forming
- via hole
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76804—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/24195—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01011—Sodium [Na]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01076—Osmium [Os]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
本発明の半導体装置の製造方法において、第一の工程は、炭酸ガスレーザにより絶縁樹脂膜に開口を形成する工程と、YAGレーザにより絶縁樹脂膜に開口を形成する工程と、を含むことができる。これにより、レーザ照射により開口を形成する段階でも、まず炭酸ガスレーザにより迅速に開口を形成した後、YAGレーザにより微細な開口を形成することができる。
まず、図1(a)に示すように、基材140上に複数の半導体素子142および受動素子144を配置する。半導体素子142は、たとえば、トランジスタ、ダイオード、ICチップ等である。また、受動素子144は、たとえば、チップコンデンサ、チップ抵抗等である。ここで、半導体素子142の表面には電極パッド146が設けられている。ここで、図1では、電極パッド146が半導体素子142上に突出して設けられた形態を示しているが、半導体素子142の構成はこれに限定されるものではない。たとえば、電極パッド146が半導体素子142に設けられた凹部内に埋め込まれた構成とすることもできる。ここで、半導体素子142は、複数の半導体素子142が積層された形態とすることもできる。この場合、複数の半導体素子142の組み合わせとしては、たとえばSRAMとFlashメモリ、SRAMとDRAMとすることができる。
(但しA1は、芳香環を含有する2価の結合基を示す。)
(ii)−O−A2−O−
(但しA2は、芳香環を含有する2価の結合基を示す。)
(iii)−CO−A3−O−
(但しA3は、芳香環を含有する2価の結合基を示す。)
図2(a)に示すように、半導体素子142には、プラグ14が設けられ、その上に電極パッド146が設けられる。電極パッド146の上には、SiN膜18およびポリイミド膜20により構成されたパッシベーション層16が設けられる。パッシベーション層16の上に絶縁樹脂膜122および導電性膜120が配置される。
(i)コアレスで実装できるため、トランジスタ、IC、LSIの小型・薄型化を実現できる。
(ii)トランジスタからシステムLSI、さらにチップタイプのコンデンサや抵抗を回路形成し、パッケージングすることができるため、高度なSIP(System in Package)を実現できる。
(iii)現有の半導体チップを組み合わせできるため、システムLSIを短期間に開発できる。
(iv)半導体ベアチップの下にコア材がないため、良好な放熱性を得ることができる。
(v)回路配線が銅材でありコア材がないため、低誘電率の回路配線となり、高速データ転送や高周波回路で優れた特性を発揮する。
(vi)電極がパッケージの内部に埋め込まれる構造のため、電極材料のパーティクルコンタミの発生を抑制できる。
(vii)パッケージサイズはフリーであり、1個あたりの廃材を64ピンのSQFPパッケージと比較すると、約1/10の量となるため、環境負荷を低減できる。
(viii)部品を載せるプリント回路基板から、機能の入った回路基板へと、新しい概念のシステム構成を実現できる。
(ix)ISBのパターン設計は、プリント回路基板のパターン設計と同じように容易であり、セットメーカーのエンジニアが自ら設計できる。
範囲にあることは当業者に理解されるところである。
Claims (4)
- 電極パッドを備えた回路素子上に形成された絶縁樹脂膜に、前記電極パッドが露出するようにビアホールを形成する工程と、
前記ビアホール内に導電性材料を導入し、前記電極パッドに接続するビアを形成する工程と、
を含み、
前記ビアホールを形成する工程は、レーザを照射して前記絶縁樹脂膜に開口を形成する第一の工程と、ハロゲン系ガスを用いたドライエッチングにより前記絶縁樹脂膜に開口を形成する第二の工程と、を有し、前記第一の工程は、前記絶縁樹脂膜に対する加工速度が速い第一のレーザにより前記絶縁樹脂膜に開口を形成する工程と、前記第一のレーザよりも、前記絶縁樹脂膜に対する加工速度が遅い第二のレーザにより前記絶縁樹脂膜に開口を形成する工程と、を含むことを特徴とする半導体装置の製造方法。 - 請求項1に記載の半導体装置の製造方法において、
前記半導体装置は、前記絶縁樹脂膜上に形成された導電性膜をさらに含み、
前記ビアホールを形成する工程は、前記導電性膜を部分的に除去する工程をさらに含み、前記導電性膜をマスクとして前記第一の工程および前記第二の工程を行うことを特徴とする半導体装置の製造方法。 - 請求項1または2に記載の半導体装置の製造方法において、
前記第一の工程は、炭酸ガスレーザにより前記絶縁樹脂膜に開口を形成する工程と、YAGレーザにより前記絶縁樹脂膜に開口を形成する工程と、を含むことを特徴とする半導体装置の製造方法。 - 請求項1乃至3いずれかに記載の半導体装置の製造方法において、
前記ビアホールを形成する工程は、プラズマ雰囲気下で、逆スパッタリングを行う第三の工程をさらに含むことを特徴とする半導体装置の製造方法。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004096745A JP4434809B2 (ja) | 2004-03-29 | 2004-03-29 | 半導体装置の製造方法 |
TW094106757A TWI252513B (en) | 2004-03-29 | 2005-03-07 | Semiconductor device and manufacturing method thereof |
US11/086,635 US7507658B2 (en) | 2004-03-29 | 2005-03-22 | Semiconductor apparatus and method of fabricating the apparatus |
CNB2005100592611A CN100541749C (zh) | 2004-03-29 | 2005-03-25 | 半导体装置及其制造方法 |
CN2008100823198A CN101286463B (zh) | 2004-03-29 | 2005-03-25 | 半导体装置及其制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004096745A JP4434809B2 (ja) | 2004-03-29 | 2004-03-29 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005286041A JP2005286041A (ja) | 2005-10-13 |
JP4434809B2 true JP4434809B2 (ja) | 2010-03-17 |
Family
ID=34988788
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004096745A Expired - Fee Related JP4434809B2 (ja) | 2004-03-29 | 2004-03-29 | 半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7507658B2 (ja) |
JP (1) | JP4434809B2 (ja) |
CN (2) | CN100541749C (ja) |
TW (1) | TWI252513B (ja) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5025932B2 (ja) * | 2005-09-26 | 2012-09-12 | 昭和電工株式会社 | 窒化物半導体発光素子の製造方法 |
US7915737B2 (en) | 2006-12-15 | 2011-03-29 | Sanyo Electric Co., Ltd. | Packing board for electronic device, packing board manufacturing method, semiconductor module, semiconductor module manufacturing method, and mobile device |
JP5175476B2 (ja) | 2007-02-28 | 2013-04-03 | 三洋電機株式会社 | 回路装置の製造方法 |
US7969005B2 (en) | 2007-04-27 | 2011-06-28 | Sanyo Electric Co., Ltd. | Packaging board, rewiring, roughened conductor for semiconductor module of a portable device, and manufacturing method therefor |
JP5024348B2 (ja) * | 2009-03-23 | 2012-09-12 | 株式会社デンソー | 基板の表面に樹脂絶縁膜のパターンを形成する方法及び半導体装置 |
US9299661B2 (en) * | 2009-03-24 | 2016-03-29 | General Electric Company | Integrated circuit package and method of making same |
US20110156261A1 (en) * | 2009-03-24 | 2011-06-30 | Christopher James Kapusta | Integrated circuit package and method of making same |
CN102044417B (zh) * | 2009-10-14 | 2014-06-18 | 株式会社电装 | 半导体设备以及在其基片上图案化树脂绝缘层的方法 |
CN105336855B (zh) * | 2012-01-12 | 2020-08-04 | 大日本印刷株式会社 | 蒸镀掩模装置准备体 |
CN102768950A (zh) * | 2012-07-12 | 2012-11-07 | 江苏扬景光电有限公司 | 一种混合式蚀刻产生氮化物器件衬底的孔洞的方法 |
CN103730379A (zh) * | 2014-01-16 | 2014-04-16 | 苏州晶方半导体科技股份有限公司 | 芯片封装方法及结构 |
JP6862087B2 (ja) * | 2015-12-11 | 2021-04-21 | 株式会社アムコー・テクノロジー・ジャパン | 配線基板、配線基板を有する半導体パッケージ、およびその製造方法 |
CN113207244A (zh) | 2020-02-03 | 2021-08-03 | 奥特斯奥地利科技与***技术有限公司 | 制造部件承载件的方法及部件承载件 |
US11232951B1 (en) * | 2020-07-14 | 2022-01-25 | Applied Materials, Inc. | Method and apparatus for laser drilling blind vias |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69416200T2 (de) * | 1993-06-16 | 1999-06-02 | Nitto Denko Corp | Sondenkonstruktion |
US5807765A (en) * | 1997-06-06 | 1998-09-15 | Northwestern University | Processing of Sb-based lasers |
JP3484324B2 (ja) * | 1997-07-29 | 2004-01-06 | シャープ株式会社 | 半導体メモリ素子 |
JP4458563B2 (ja) * | 1998-03-31 | 2010-04-28 | 三菱電機株式会社 | 薄膜トランジスタの製造方法およびこれを用いた液晶表示装置の製造方法 |
US6674017B1 (en) * | 1998-12-24 | 2004-01-06 | Ngk Spark Plug Co., Ltd. | Multilayer-wiring substrate and method for fabricating same |
US6348737B1 (en) * | 2000-03-02 | 2002-02-19 | International Business Machines Corporation | Metallic interlocking structure |
JP2002110717A (ja) | 2000-10-02 | 2002-04-12 | Sanyo Electric Co Ltd | 回路装置の製造方法 |
JP2003249498A (ja) | 2002-02-25 | 2003-09-05 | Toshiba Corp | 半導体装置の製造方法 |
JP2004055628A (ja) * | 2002-07-17 | 2004-02-19 | Dainippon Printing Co Ltd | ウエハレベルの半導体装置及びその作製方法 |
-
2004
- 2004-03-29 JP JP2004096745A patent/JP4434809B2/ja not_active Expired - Fee Related
-
2005
- 2005-03-07 TW TW094106757A patent/TWI252513B/zh not_active IP Right Cessation
- 2005-03-22 US US11/086,635 patent/US7507658B2/en not_active Expired - Fee Related
- 2005-03-25 CN CNB2005100592611A patent/CN100541749C/zh not_active Expired - Fee Related
- 2005-03-25 CN CN2008100823198A patent/CN101286463B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN1677634A (zh) | 2005-10-05 |
US20050212091A1 (en) | 2005-09-29 |
CN101286463A (zh) | 2008-10-15 |
CN101286463B (zh) | 2012-07-04 |
TWI252513B (en) | 2006-04-01 |
TW200535954A (en) | 2005-11-01 |
US7507658B2 (en) | 2009-03-24 |
JP2005286041A (ja) | 2005-10-13 |
CN100541749C (zh) | 2009-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7507658B2 (en) | Semiconductor apparatus and method of fabricating the apparatus | |
JP4688679B2 (ja) | 半導体モジュール | |
US7683268B2 (en) | Semiconductor module with high process accuracy, manufacturing method thereof, and semiconductor device therewith | |
US7301228B2 (en) | Semiconductor device, method for manufacturing same and thin plate interconnect line member | |
KR100965339B1 (ko) | 전자부품 내장형 인쇄회로기판 및 그 제조방법 | |
JP4020874B2 (ja) | 半導体装置およびその製造方法 | |
US7875980B2 (en) | Semiconductor device having laminated structure | |
US8003439B2 (en) | Board on chip package and manufacturing method thereof | |
US7491895B2 (en) | Wiring substrate and method of fabricating the same | |
JP2005109067A (ja) | 半導体装置およびその製造方法 | |
JP2005129904A (ja) | 半導体装置およびその製造方法 | |
JP4880218B2 (ja) | 回路装置 | |
JP2004200668A (ja) | 半導体装置およびその製造方法ならびに薄板状配線部材 | |
JP2005109037A (ja) | 半導体装置 | |
JP4381269B2 (ja) | 半導体集積回路装置 | |
JP2005236035A (ja) | 半導体装置およびその製造方法 | |
JP2005286146A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2009033185A (ja) | 半導体装置およびその製造方法 | |
JP2005109068A (ja) | 半導体装置およびその製造方法 | |
JPH06291246A (ja) | マルチチップ半導体装置 | |
JP2006303531A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061012 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090623 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090807 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090901 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091028 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091124 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091222 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130108 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140108 Year of fee payment: 4 |
|
LAPS | Cancellation because of no payment of annual fees |