JP4348260B2 - 半導体装置実装用基材 - Google Patents
半導体装置実装用基材 Download PDFInfo
- Publication number
- JP4348260B2 JP4348260B2 JP2004251285A JP2004251285A JP4348260B2 JP 4348260 B2 JP4348260 B2 JP 4348260B2 JP 2004251285 A JP2004251285 A JP 2004251285A JP 2004251285 A JP2004251285 A JP 2004251285A JP 4348260 B2 JP4348260 B2 JP 4348260B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- electrodes
- bump
- bonding
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Wire Bonding (AREA)
Description
Claims (1)
- 半導体チップ上に形成した複数のバンプ電極と接合する電極を備えた半導体装置実装用基材において、
前記バンプ電極と接続する前記電極先端部に、該電極の延出方向と交差する方向に広がる幅広部を有し、該幅広部が、隣接する前記電極間で交互に180度反転した形状で配列しており、
前記電極の延出方向に直交する方向の前記幅広部の最大幅が、隣接する前記幅広部が交互に180度反転しない形状で配列した場合の前記幅広部の最大幅間の幅より広いことを特徴とする半導体装置実装用基材。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004251285A JP4348260B2 (ja) | 2004-08-31 | 2004-08-31 | 半導体装置実装用基材 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004251285A JP4348260B2 (ja) | 2004-08-31 | 2004-08-31 | 半導体装置実装用基材 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006073551A JP2006073551A (ja) | 2006-03-16 |
JP4348260B2 true JP4348260B2 (ja) | 2009-10-21 |
Family
ID=36153896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004251285A Expired - Fee Related JP4348260B2 (ja) | 2004-08-31 | 2004-08-31 | 半導体装置実装用基材 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4348260B2 (ja) |
-
2004
- 2004-08-31 JP JP2004251285A patent/JP4348260B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2006073551A (ja) | 2006-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4271435B2 (ja) | 半導体装置 | |
JP2657429B2 (ja) | 基板の回路実装方法及びその方法に使用する回路基板 | |
JP4968665B2 (ja) | フラットディスプレイパネル及び接続構造 | |
JP3558921B2 (ja) | テープキャリア並びにテープキャリア型半導体装置の製造方法 | |
JP2005079581A (ja) | テープ基板、及びテープ基板を用いた半導体チップパッケージ、及び半導体チップパッケージを用いたlcd装置 | |
US7893550B2 (en) | Semiconductor package comprising alignment members | |
JP4171492B2 (ja) | 半導体装置およびその製造方法 | |
JP2001196534A (ja) | 半導体装置および半導体モジュール | |
US7247936B2 (en) | Tape circuit substrate having wavy beam leads and semiconductor chip package using the same | |
US7786478B2 (en) | Semiconductor integrated circuit having terminal for measuring bump connection resistance and semiconductor device provided with the same | |
JP4348260B2 (ja) | 半導体装置実装用基材 | |
JP2005123463A (ja) | 半導体装置及びその製造方法、半導体装置モジュール、回路基板並びに電子機器 | |
JP2004134653A (ja) | 基板接続構造およびその基板接続構造を有する電子部品の製造方法 | |
JP4488073B2 (ja) | 電気接続装置 | |
JPH10233401A (ja) | 半導体装置 | |
US7312142B2 (en) | Method for making cable with a conductive bump array, and method for connecting the cable to a task object | |
JPH05173166A (ja) | 液晶表示装置 | |
JP2003142649A (ja) | 半導体装置 | |
JPH07297541A (ja) | 基板の回路実装方法 | |
JP3759703B2 (ja) | Cofフィルムを用いた半導体装置及びその製造方法 | |
JP2011086879A (ja) | 半導体フリップチップ構造体 | |
JP2004214373A (ja) | バンプ付き半導体素子およびその実装方法 | |
JP2008147427A (ja) | 電子部品装置及び電子部品の実装方法 | |
US20050006791A1 (en) | Semiconductor device, manufacturing method thereof, electronic device, electronic equipment | |
JPH04348049A (ja) | Icモジュールの接続方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070322 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090220 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090324 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090427 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090707 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090717 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120724 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |