JP4235812B2 - Dクラスアンプ - Google Patents
Dクラスアンプ Download PDFInfo
- Publication number
- JP4235812B2 JP4235812B2 JP2003401414A JP2003401414A JP4235812B2 JP 4235812 B2 JP4235812 B2 JP 4235812B2 JP 2003401414 A JP2003401414 A JP 2003401414A JP 2003401414 A JP2003401414 A JP 2003401414A JP 4235812 B2 JP4235812 B2 JP 4235812B2
- Authority
- JP
- Japan
- Prior art keywords
- mos transistor
- side mos
- coils
- class amplifier
- low
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000003990 capacitor Substances 0.000 claims description 10
- 238000010586 diagram Methods 0.000 description 9
- 238000004088 simulation Methods 0.000 description 6
- 230000002159 abnormal effect Effects 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- 230000002542 deteriorative effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000005855 radiation Effects 0.000 description 3
- 230000008094 contradictory effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
Description
(1)スイッチング出力段のハイサイドMOSトランジスタ及びローサイドMOSトランジスタに流れる貫通電流が低減できるため、両MOSトランジスタの劣化を最小限にとどめることができ、長寿命化が図れる。
(2)簡単な構成でありながらDクラスアンプにおける相反する特性である歪率と効率を同時に改善することができる。
(3)貫通電流の低減により、電源電圧リップルによる周辺機器への電源変動に起因する動作異常等の影響の回避、不要輻射量の低減が可能であり、電流検出回路などの誤動作の防止にも有効である。
(4)高効率動作と低歪率を同時に満たすデジタルオーディオアンプが実現できる。
3 レベルシフト回路
4、5 ドライバー回路
10、20、30、40 Dクラスアンプ
Q1、Q3 ハイサイドMOSトランジスタ
Q2、Q4 ローサイドMOSトランジスタ
C、C1、C2 コンデンサ
D、D1、D2 フライバック吸収用のダイオード
LPF、LPF1、LPF2 ローパスフィルタ
L、L1、L2、L3、L4、L14、L23 コイル
P1、P2 パルス入力波
M1、M2 接続共点
Claims (1)
- パルス入力波によって駆動されるスイッチング出力段のハイサイドMOSトランジスタとローサイドMOSトランジスタを備えるDクラスアンプにおいて、
前記ハイサイドMOSトランジスタと前記ローサイドMOSトランジスタとの間に接続された直列接続の2個のコイルと、アノードが前記ローサイドMOSトランジスタに接続されるとともにカソードが前記ハイサイドMOSトランジスタに接続されるように前記直列接続の2個のコイルに対して並列に接続されたダイオードと、前記2個のコイルの接続共点と接地間に接続されて前記2個のコイルとともにローパスフィルタを構成するコンデンサと、を有して、前記2個のコイルの接続共点を出力端とすることを特徴とするDクラスアンプ。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003401414A JP4235812B2 (ja) | 2003-12-01 | 2003-12-01 | Dクラスアンプ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003401414A JP4235812B2 (ja) | 2003-12-01 | 2003-12-01 | Dクラスアンプ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005167470A JP2005167470A (ja) | 2005-06-23 |
JP4235812B2 true JP4235812B2 (ja) | 2009-03-11 |
Family
ID=34725354
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003401414A Expired - Lifetime JP4235812B2 (ja) | 2003-12-01 | 2003-12-01 | Dクラスアンプ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4235812B2 (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100594146B1 (ko) | 2004-02-11 | 2006-06-28 | 삼성전자주식회사 | 비동기 이동통신 시스템에서 초기 주파수 옵셋 추정 장치및 방법 |
JP7427962B2 (ja) * | 2019-12-26 | 2024-02-06 | セイコーエプソン株式会社 | 液体吐出装置、及び駆動回路 |
-
2003
- 2003-12-01 JP JP2003401414A patent/JP4235812B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2005167470A (ja) | 2005-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3220522B1 (en) | High-frequency-isolation gate driver circuit and gate circuit driving method | |
US6563377B2 (en) | Class D switching audio amplifier | |
US6016075A (en) | Class-D amplifier input structure | |
US20020125941A1 (en) | High efficiency switching amplifiers | |
EP1698050A2 (en) | Gate control circuit with soft start/stop function | |
US8674757B2 (en) | Switching system and method for control thereof | |
US20140028233A1 (en) | Motor drive overcurrent blocking circuit, motor driving circuit and method for blocking overcurrent thereof | |
US7889003B2 (en) | Class-D amplifier | |
US9048794B2 (en) | Method and apparatus for efficient and distortion compensated digital class-D amplifier ternary modulation scheme | |
US7176638B2 (en) | Discharge lamp lighting circuit | |
US20050127991A1 (en) | Volume control in class D amplifier using variable supply voltage | |
JP3280602B2 (ja) | 放電灯の点灯回路 | |
JP4235812B2 (ja) | Dクラスアンプ | |
EP1913688B1 (en) | Method and apparatus for implementing soft switching in a class d amplifier | |
JP4538783B2 (ja) | Dクラスアンプ | |
US9270180B2 (en) | DC-DC converter with adaptive minimum on-time | |
JP5471862B2 (ja) | レベルシフト回路及びスイッチング電源装置 | |
JP4120829B2 (ja) | パワーアンプ装置およびdc成分除去方法 | |
US20060284677A1 (en) | Switching amplifier and control method thereof | |
KR101872828B1 (ko) | Pwm 신호의 노이즈 저감회로 | |
JP2001025242A (ja) | スイッチング電源 | |
CN115133804B (zh) | 一种交流输出的开关电源 | |
US11121682B1 (en) | Single-stage boost class-D amplifier | |
CN218386793U (zh) | SiC MOSFET的辅助关断电路及驱动电路 | |
CN216819711U (zh) | 一种励磁电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060331 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080825 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080903 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081027 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20081119 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20081202 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 4235812 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111226 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111226 Year of fee payment: 3 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111226 Year of fee payment: 3 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121226 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121226 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131226 Year of fee payment: 5 |
|
EXPY | Cancellation because of completion of term |