JP4116001B2 - レベルシフタ回路及びそれを用いた表示素子駆動回路 - Google Patents
レベルシフタ回路及びそれを用いた表示素子駆動回路 Download PDFInfo
- Publication number
- JP4116001B2 JP4116001B2 JP2005023863A JP2005023863A JP4116001B2 JP 4116001 B2 JP4116001 B2 JP 4116001B2 JP 2005023863 A JP2005023863 A JP 2005023863A JP 2005023863 A JP2005023863 A JP 2005023863A JP 4116001 B2 JP4116001 B2 JP 4116001B2
- Authority
- JP
- Japan
- Prior art keywords
- mos transistor
- potential
- signal
- circuit
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000003990 capacitor Substances 0.000 claims description 43
- 230000003071 parasitic effect Effects 0.000 claims description 22
- 238000007599 discharging Methods 0.000 claims description 3
- 238000005070 sampling Methods 0.000 description 50
- 238000010586 diagram Methods 0.000 description 10
- 102100035954 Choline transporter-like protein 2 Human genes 0.000 description 9
- 101000948115 Homo sapiens Choline transporter-like protein 2 Proteins 0.000 description 9
- 239000004973 liquid crystal related substance Substances 0.000 description 8
- 230000000694 effects Effects 0.000 description 7
- 102100031699 Choline transporter-like protein 1 Human genes 0.000 description 6
- 101000940912 Homo sapiens Choline transporter-like protein 1 Proteins 0.000 description 6
- 102100039497 Choline transporter-like protein 3 Human genes 0.000 description 4
- 101000889279 Homo sapiens Choline transporter-like protein 3 Proteins 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- -1 / PRE Proteins 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/01855—Interface arrangements synchronous, i.e. using clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0289—Details of voltage level shifters arranged for use in a driving circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0219—Reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode influencing the pixel voltage due to capacitive coupling
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Nonlinear Science (AREA)
- Optics & Photonics (AREA)
- Logic Circuits (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
- Electronic Switches (AREA)
Description
2 NOR回路(組み合わせ論理回路)
4 ダイナミックサンプリング型レベルシフタ回路(レベルシフタ回路)
A 信号(データ信号)
B 信号(第2の制御信号)
CTL1 制御信号(第1の制御信号)
CTL2 制御信号(第2の制御信号)
CTL3 制御信号(第3の制御信号)
DATA データ信号
MP1 MOSトランジスタ(第1のMOSトランジスタ)
MN1 MOSトランジスタ(第2のMOSトランジスタ)
C1 負荷容量(寄生容量)
K 接続点
/PRE プリチャージ信号(第1の制御信号)
/DIS ディスチャージ信号(第3の制御信号)
Claims (7)
- ソースがGND電位よりも高い第1の電位の電源に接続されたPチャネル型の第1のMOSトランジスタと、ソースがGNDに接続されたNチャネル型の第2のMOSトランジスタとを備え、前記第1のMOSトランジスタのドレインと前記第2のMOSトランジスタのドレインとは互いに接続され、前記第2のMOSトランジスタのゲートにレベルシフトされる入力信号に応じたゲート信号が入力され、前記ドレインどうしの接続点に接続された負荷容量に対して、前記第1の電位とGND電位とにより充放電を行うことにより、前記入力信号のレベルシフトを行うレベルシフタ回路であって、
前記第1のMOSトランジスタのゲートにゲート信号となる第1の制御信号が入力され、前記第2のMOSトランジスタのゲートにゲート信号となる第2の制御信号が入力され、
前記第1の制御信号は、前記第1の電位と前記第1の電位よりも低い第2の電位とからなる2値の信号であり、
前記第2の制御信号はGND電位と前記GND電位よりも高い第3の電位とからなる2値の信号であり、
前記第1の制御信号に前記第2の電位が与えられ、前記第2の制御信号に前記GND電位が与えられたときに、前記負荷容量は前記第1の電位まで充電され、
前記第2の制御信号に前記第3の電位が与えられ、前記第1の制御信号に前記第1の電位が与えられたときに、前記負荷容量はGND電位まで放電され、
前記第1の制御信号と前記第2の制御信号とは、前記第1のMOSトランジスタと前記第2のMOSトランジスタとが同時にONとならないように制御されることを特徴とするレベルシフタ回路。 - 前記第2の電位及び前記第3の電位は、いずれも前記第1の電位とGND電位との間の電位であることを特徴とする請求項1に記載のレベルシフタ回路。
- 前記負荷容量は回路の寄生容量からなることを特徴とする請求項2に記載のレベルシフタ回路。
- 前記負荷容量は、前記第1及び第2のMOSトランジスタの次段のMOSトランジスタのゲート容量であることを特徴とする請求項3に記載のレベルシフタ回路。
- 前記第2の制御信号は、2値のデータ信号と2値の第3の制御信号とを入力とする組み合わせ論理回路によって生成されることを特徴とする請求項1に記載のレベルシフタ回路。
- 前記データ信号及び前記第3の制御信号は、前記第3の電位とGND電位との2値からなることを特徴とする請求項5に記載のレベルシフタ回路。
- 請求項1ないし6いずれかに記載のレベルシフタ回路を、表示素子に供給する表示データのレベルシフトに用いたことを特徴とする表示素子駆動回路。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005023863A JP4116001B2 (ja) | 2005-01-31 | 2005-01-31 | レベルシフタ回路及びそれを用いた表示素子駆動回路 |
TW095103323A TWI301359B (en) | 2005-01-31 | 2006-01-27 | Level shifting circuit and display element driving circuit using same |
KR1020060008899A KR20060088049A (ko) | 2005-01-31 | 2006-01-27 | 레벨 시프터 회로 및 그것을 이용한 표시 소자 구동 회로 |
CNB2006100047906A CN100544208C (zh) | 2005-01-31 | 2006-01-28 | 电平转换器电路和使用了该电路的显示元件驱动电路 |
US11/341,611 US7397278B2 (en) | 2005-01-31 | 2006-01-30 | Level shifting circuit and display element driving circuit using same |
KR1020070126144A KR100815002B1 (ko) | 2005-01-31 | 2007-12-06 | 레벨 시프터 회로 및 그것을 이용한 표시 소자 구동 회로 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005023863A JP4116001B2 (ja) | 2005-01-31 | 2005-01-31 | レベルシフタ回路及びそれを用いた表示素子駆動回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006211549A JP2006211549A (ja) | 2006-08-10 |
JP4116001B2 true JP4116001B2 (ja) | 2008-07-09 |
Family
ID=36907909
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005023863A Expired - Fee Related JP4116001B2 (ja) | 2005-01-31 | 2005-01-31 | レベルシフタ回路及びそれを用いた表示素子駆動回路 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7397278B2 (ja) |
JP (1) | JP4116001B2 (ja) |
KR (2) | KR20060088049A (ja) |
CN (1) | CN100544208C (ja) |
TW (1) | TWI301359B (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9026243B2 (en) | 2011-09-05 | 2015-05-05 | Tgw Mechanics Gmbh | Order-picking station, and method for the order-picking of articles from loading aids |
KR101829271B1 (ko) * | 2016-08-05 | 2018-02-19 | 에이알엠 리미티드 | 범용 고범위 레벨 시프트를 위한 장치 및 방법 |
JP7242184B2 (ja) | 2015-06-08 | 2023-03-20 | オカド・イノベーション・リミテッド | 物品の保管、取り扱い、及び回収システム及び方法 |
JP7459754B2 (ja) | 2020-10-14 | 2024-04-02 | 村田機械株式会社 | ピッキングシステム |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100927790B1 (ko) | 2008-10-28 | 2009-11-20 | 매그나칩 반도체 유한회사 | 멀티 기능 집적회로 및 이를 갖는 소스 드라이버 장치 |
JP4565043B1 (ja) * | 2009-06-01 | 2010-10-20 | シャープ株式会社 | レベルシフタ回路、走査線駆動装置、および表示装置 |
TWI416536B (zh) * | 2009-07-21 | 2013-11-21 | Novatek Microelectronics Corp | 多晶片設定位址的方法與結構以及應用的顯示系統 |
TWI392231B (zh) * | 2009-08-04 | 2013-04-01 | Raydium Semiconductor Corp | 電路結構 |
KR101599453B1 (ko) * | 2009-08-10 | 2016-03-03 | 삼성전자주식회사 | 레벨 쉬프터를 포함하는 반도체 장치, 디스플레이 장치 및 그 동작 방법 |
US8004339B2 (en) * | 2009-11-19 | 2011-08-23 | Integrated Device Technology, Inc. | Apparatuses and methods for a level shifter with reduced shoot-through current |
JP5416008B2 (ja) * | 2010-03-24 | 2014-02-12 | ルネサスエレクトロニクス株式会社 | レベルシフト回路及びデータドライバ及び表示装置 |
US8319540B2 (en) | 2010-07-01 | 2012-11-27 | Integrated Device Technology, Inc. | Apparatuses and methods for a voltage level shifting |
US8384431B2 (en) | 2010-12-09 | 2013-02-26 | Integrated Device Technology, Inc. | Voltage level shifting apparatuses and methods |
JP5655043B2 (ja) * | 2012-09-04 | 2015-01-14 | 旭化成エレクトロニクス株式会社 | レベルシフト回路及びそれを用いたデジタル−アナログ変換器 |
CN106067805B (zh) * | 2016-08-04 | 2023-04-11 | 成都博思微科技有限公司 | 一种时钟信号电平位移电路 |
KR102469091B1 (ko) * | 2016-08-09 | 2022-11-24 | 에스케이하이닉스 주식회사 | 레벨 쉬프터 및 그 동작 방법 |
KR102352607B1 (ko) * | 2016-09-02 | 2022-01-17 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치, 표시 모듈, 및 전자 기기 |
US10020809B2 (en) * | 2016-09-19 | 2018-07-10 | Globalfoundries Inc. | Integrated level translator and latch for fence architecture |
CN110610685B (zh) * | 2018-06-15 | 2021-02-26 | 元太科技工业股份有限公司 | 像素电路 |
CN108597473B (zh) * | 2018-07-27 | 2023-08-18 | 上海芯北电子科技有限公司 | 一种用于点阵液晶驱动芯片的电压切换电路及方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2272536B1 (ja) * | 1974-05-20 | 1978-02-03 | Tokyo Shibaura Electric Co | |
JP2564787B2 (ja) * | 1983-12-23 | 1996-12-18 | 富士通株式会社 | ゲートアレー大規模集積回路装置及びその製造方法 |
JPS63116519A (ja) | 1986-11-04 | 1988-05-20 | Seiko Epson Corp | Mos型半導体集積回路 |
JPH04284021A (ja) | 1991-03-13 | 1992-10-08 | Sharp Corp | 出力回路 |
JP3242325B2 (ja) | 1996-07-24 | 2001-12-25 | 株式会社日立製作所 | 液晶表示装置 |
JPH11355127A (ja) | 1998-06-09 | 1999-12-24 | Hitachi Ltd | プリチャージ回路 |
JP3609977B2 (ja) | 1999-07-15 | 2005-01-12 | シャープ株式会社 | レベルシフト回路および画像表示装置 |
JP2000349617A (ja) | 1999-06-04 | 2000-12-15 | Hitachi Ltd | 半導体集積回路装置 |
JP2001057518A (ja) | 1999-08-18 | 2001-02-27 | Fujitsu Ltd | レベルシフト回路 |
JP3666317B2 (ja) * | 1999-09-07 | 2005-06-29 | セイコーエプソン株式会社 | 送信回路、受信回路、送受信回路および電気光学装置 |
JP2003108089A (ja) | 2001-09-28 | 2003-04-11 | Toshiba Corp | 表示装置 |
JP3758545B2 (ja) * | 2001-10-03 | 2006-03-22 | 日本電気株式会社 | サンプリングレベル変換回路と2相及び多相展開回路並びに表示装置 |
TWI221059B (en) * | 2003-10-21 | 2004-09-11 | Novatek Microelectronics Corp | Voltage level shifter |
TWI257108B (en) * | 2004-03-03 | 2006-06-21 | Novatek Microelectronics Corp | Source drive circuit, latch-able voltage level shifter and high-voltage flip-flop |
-
2005
- 2005-01-31 JP JP2005023863A patent/JP4116001B2/ja not_active Expired - Fee Related
-
2006
- 2006-01-27 TW TW095103323A patent/TWI301359B/zh not_active IP Right Cessation
- 2006-01-27 KR KR1020060008899A patent/KR20060088049A/ko not_active Application Discontinuation
- 2006-01-28 CN CNB2006100047906A patent/CN100544208C/zh not_active Expired - Fee Related
- 2006-01-30 US US11/341,611 patent/US7397278B2/en not_active Expired - Fee Related
-
2007
- 2007-12-06 KR KR1020070126144A patent/KR100815002B1/ko not_active IP Right Cessation
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9026243B2 (en) | 2011-09-05 | 2015-05-05 | Tgw Mechanics Gmbh | Order-picking station, and method for the order-picking of articles from loading aids |
JP7242184B2 (ja) | 2015-06-08 | 2023-03-20 | オカド・イノベーション・リミテッド | 物品の保管、取り扱い、及び回収システム及び方法 |
KR101829271B1 (ko) * | 2016-08-05 | 2018-02-19 | 에이알엠 리미티드 | 범용 고범위 레벨 시프트를 위한 장치 및 방법 |
JP7459754B2 (ja) | 2020-10-14 | 2024-04-02 | 村田機械株式会社 | ピッキングシステム |
Also Published As
Publication number | Publication date |
---|---|
TWI301359B (en) | 2008-09-21 |
CN100544208C (zh) | 2009-09-23 |
KR20070121625A (ko) | 2007-12-27 |
US20060214686A1 (en) | 2006-09-28 |
KR100815002B1 (ko) | 2008-03-18 |
TW200637145A (en) | 2006-10-16 |
JP2006211549A (ja) | 2006-08-10 |
KR20060088049A (ko) | 2006-08-03 |
US7397278B2 (en) | 2008-07-08 |
CN1815890A (zh) | 2006-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4116001B2 (ja) | レベルシフタ回路及びそれを用いた表示素子駆動回路 | |
US10650770B2 (en) | Output circuit and data driver of liquid crystal display device | |
JP4959813B2 (ja) | 半導体装置及び表示装置 | |
JP4902750B2 (ja) | 半導体装置及び表示装置 | |
US7474138B2 (en) | Level shift circuit and driver circuit using the same | |
KR930000970B1 (ko) | 반도체 집적회로의 출력회로 | |
KR20120016594A (ko) | 레벨 이동 회로 및 디스플레이 드라이버회로 | |
WO2012151177A1 (en) | System and method for level-shifting voltage signals using a dynamic level-shifting architecture | |
JP4120409B2 (ja) | 液晶表示装置 | |
US6275210B1 (en) | Liquid crystal display device and driver circuit thereof | |
JPH08171438A (ja) | バスシステム及びバスセンスアンプ | |
KR100567497B1 (ko) | 버스 인터페이스 회로 및 리시버 회로 | |
JP3863301B2 (ja) | レベルシフター及びこれを用いた半導体メモリ装置 | |
WO2009123262A1 (ja) | ラッチ機能付きレベルシフタ回路、表示素子駆動回路および液晶表示装置 | |
JP4757915B2 (ja) | 表示装置 | |
US20090251495A1 (en) | Liquid crystal driving circuit | |
JP5358449B2 (ja) | 低電力消費用途のためのシフトレジスタ | |
JP2012147278A (ja) | 半導体装置 | |
JP2954193B1 (ja) | 出力バッファ回路 | |
JPH0621797A (ja) | 論理ゲート回路 | |
JPH0613865A (ja) | 半導体集積回路装置及びその駆動方法 | |
JPH07311629A (ja) | 集積回路 | |
JPH0877774A (ja) | 半導体集積回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080128 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080205 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080321 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080415 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080416 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110425 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110425 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120425 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120425 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130425 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130425 Year of fee payment: 5 |
|
LAPS | Cancellation because of no payment of annual fees |