JP3759131B2 - リードレスパッケージ型半導体装置とその製造方法 - Google Patents
リードレスパッケージ型半導体装置とその製造方法 Download PDFInfo
- Publication number
- JP3759131B2 JP3759131B2 JP2003283264A JP2003283264A JP3759131B2 JP 3759131 B2 JP3759131 B2 JP 3759131B2 JP 2003283264 A JP2003283264 A JP 2003283264A JP 2003283264 A JP2003283264 A JP 2003283264A JP 3759131 B2 JP3759131 B2 JP 3759131B2
- Authority
- JP
- Japan
- Prior art keywords
- lead frame
- chip
- mos transistor
- electrode
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 84
- 238000004519 manufacturing process Methods 0.000 title claims description 38
- 239000011347 resin Substances 0.000 claims description 59
- 229920005989 resin Polymers 0.000 claims description 59
- 238000007789 sealing Methods 0.000 claims description 38
- 239000000758 substrate Substances 0.000 claims description 23
- 238000000034 method Methods 0.000 claims description 21
- 238000005530 etching Methods 0.000 claims description 11
- 238000005520 cutting process Methods 0.000 claims description 10
- 239000002184 metal Substances 0.000 description 30
- 229910052751 metal Inorganic materials 0.000 description 30
- 239000010410 layer Substances 0.000 description 9
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 7
- 229910052709 silver Inorganic materials 0.000 description 7
- 239000004332 silver Substances 0.000 description 7
- 229910000679 solder Inorganic materials 0.000 description 7
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 229910052737 gold Inorganic materials 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 238000005219 brazing Methods 0.000 description 4
- 238000000465 moulding Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/35—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/842—Applying energy for connecting
- H01L2224/84201—Compression bonding
- H01L2224/84205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
MC(MC1,MC2) MOSチップ(半導体チップ)
DC ダイオードチップ(半導体チップ)
L1 第1のリードフレーム
L2 第2のリードフレーム
TG,TS,TD,TK 外部電極
HG,HS,HD,HK,HA 電極配線部
R 封止樹脂
201,211,221,231,241 実装基板
Claims (11)
- 平面配置された複数個の半導体チップの各一方の面に設けられた電極に接続される第1のリードフレームと、前記半導体チップの各他方の面に設けられた電極に接続される第2のリードフレームと、前記第1及び第2のリードフレームで挟まれる領域に充填されて前記複数の半導体チップを封止する封止樹脂とを備え、前記複数個の半導体チップは一方の面にドレイン電極が配設され、他方の面にゲート電極及びソース電極が配設された2つの縦型MOSトランジスタチップとして構成され、前記2つの縦型MOSトランジスタチップの各ドレイン電極は前記第1のリードフレームを介して相互に電気接続されていることを特徴とするリードレスパッケージ型半導体装置。
- 平面配置された複数個の半導体チップの各一方の面に設けられた電極に接続される第1のリードフレームと、前記半導体チップの各他方の面に設けられた電極に接続される第2のリードフレームと、前記第1及び第2のリードフレームで挟まれる領域に充填されて前記複数の半導体チップを封止する封止樹脂とを備え、前記複数個の半導体チップのうち一部の半導体チップはその裏面の電極が第1のリードフレームに接続され、その表面の電極が第2のリードフレームに接続され、他の半導体チップはその裏面の電極が第2のリードフレームに接続され、その表面の電極が第1のリードフレームに接続され、少なくとも一方のリードフレームを介して前記複数個の半導体チップの各電極が相互に電気接続されていることを特徴とするリードレスパッケージ型半導体装置。
- 前記第1及び第2のリードフレームはそれぞれ導電板で構成され、その少なくとも一方は、全厚みが残された全厚み領域と、表面側のみがハーフエッチングされた半厚み領域とを備えており、前記全厚み領域の表面側が外部電極として構成されていることを特徴とする請求項1又は2に記載のリードレスパッケージ型半導体装置。
- 前記第1のリードフレームは平板状の導電板で構成されていることを特徴とする請求項1に記載のリードレスパッケージ型半導体装置。
- 前記第1及び第2のリードフレームは前記封止樹脂の両面において露出されていることを特徴とする請求項4に記載のリードレスパッケージ型半導体装置。
- 前記第1のリードフレームは絶縁板の内面に導電パターンが形成された構成であることを特徴とする請求項1に記載のリードレスパッケージ型半導体装置。
- 第1のリードフレームに複数個の縦型MOSトランジスタチップを平面配置し、当該縦型MOSトランジスタチップの下側に向けられたドレイン電極を前記第1のリードフレームに接続する工程と、前記複数個の縦型MOSトランジスタチップ上に第2のリードフレームを載置し、前記縦型MOSトランジスタチップの上側に向けられたゲート電極及びソース電極を前記第2のリードフレームに接続する工程と、前記第1及び第2のリードフレームで挟まれた空間に樹脂を充填して前記複数個の縦型MOSトランジスタチップを樹脂封止する工程と、前記複数個の縦型MOSトランジスタチップのうち所定数の縦型MOSトランジスタチップ毎に前記第1及び第2リードフレーム並びに前記封止樹脂を全厚さにわたって切断し、当該所定数の縦型MOSトランジスタチップを含む個片のパッケージに切断分離する工程とを含むことを特徴とするリードレスパッケージ型半導体装置の製造方法。
- 第2のリードフレームに複数個の縦型MOSトランジスタチップを平面配置し、当該縦型MOSトランジスタチップの下側に向けられたゲート電極及びソース電極を前記第2のリードフレームに接続する工程と、前記複数個の縦型MOSトランジスタチップ上に第1のリードフレームを載置し、前記縦型MOSトランジスタの上側に向けられたドレイン電極を前記第1のリードフレームに接続する工程と、前記第1及び第2のリードフレームで挟まれた空間に樹脂を充填して前記複数個の縦型MOSトランジスタチップを樹脂封止する工程と、前記複数個の縦型MOSトランジスタチップのうち所定数の縦型MOSトランジスタチップ毎に前記第1及び第2リードフレーム並びに前記封止樹脂を全厚さにわたって切断し、当該所定数の縦型MOSトランジスタチップを含む個片のパッケージに切断分離する工程とを含むことを特徴とするリードレスパッケージ型半導体装置の製造方法。
- 第1のリードフレームに1つ以上の第1の半導体チップを平面配置し、当該半導体チップの下側に向けられた裏面の電極を前記第1のリードフレームに接続する工程と、第2のリードフレームに1つ以上の第2の半導体チップを平面配置し、当該半導体チップの下側に向けられた裏面の電極を前記第2のリードフレームに接続する工程と、前記第1のリードフレームと第2のリードフレームを互いに向かい合わせ、前記第1の半導体チップの表面の電極を前記第2のリードフレームに接続すると同時に前記第2の半導体チップの表面の電極を前記第1のリードフレームに接続する工程と、前記第1及び第2のリードフレームで挟まれた空間に樹脂を充填して前記複数個の半導体チップを樹脂封止する工程と、前記複数個の半導体チップのうち所定数の数の半導体チップ毎に前記第1及び第2リードフレーム並びに前記封止樹脂を全厚さにわたって切断し、当該所定数の半導体チップを含む個片のパッケージに切断分離する工程とを含むことを特徴とするリードレスパッケージ型半導体装置の製造方法。
- 前記第1又は第2のリードフレームの少なくとも一方は、表面側の一部領域をハーフエッチングする工程と、裏面側の前記一部領域と重なる領域及び他の領域をハーフエッチングし、前記一部領域と重なる領域では全厚みにわたってエッチング除去する工程とを含んで形成されることを特徴とする請求項7,8及び9のいずれかに記載のリードレスパッケージ型半導体装置の製造方法。
- 前記第2のリードフレームのみを表面及び裏面をハーフエッチングすることを特徴とする請求項7又は8に記載のリードレスパッケージ型半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003283264A JP3759131B2 (ja) | 2003-07-31 | 2003-07-31 | リードレスパッケージ型半導体装置とその製造方法 |
US10/869,949 US7224045B2 (en) | 2003-07-31 | 2004-06-18 | Leadless type semiconductor package, and production process for manufacturing such leadless type semiconductor package |
CNB2004100636827A CN1322584C (zh) | 2003-07-31 | 2004-07-16 | 无引线型半导体封装及其制造方法 |
DE102004037085A DE102004037085A1 (de) | 2003-07-31 | 2004-07-30 | Drahtlose Halbleiterpackung und Herstellungsverfahren zum fertigen einer solchen drahtlosen Halbleiterpackung |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003283264A JP3759131B2 (ja) | 2003-07-31 | 2003-07-31 | リードレスパッケージ型半導体装置とその製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005321697A Division JP4353935B2 (ja) | 2005-11-07 | 2005-11-07 | リードレスパッケージ型半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005051130A JP2005051130A (ja) | 2005-02-24 |
JP3759131B2 true JP3759131B2 (ja) | 2006-03-22 |
Family
ID=34101043
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003283264A Expired - Fee Related JP3759131B2 (ja) | 2003-07-31 | 2003-07-31 | リードレスパッケージ型半導体装置とその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7224045B2 (ja) |
JP (1) | JP3759131B2 (ja) |
CN (1) | CN1322584C (ja) |
DE (1) | DE102004037085A1 (ja) |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2856517B1 (fr) * | 2003-06-17 | 2005-09-23 | St Microelectronics Sa | Procede de fabrication de composant semi-conducteur et composant semi-conducteur |
WO2006068641A1 (en) * | 2004-12-20 | 2006-06-29 | Semiconductor Components Industries, L.L.C. | Electronic package having down-set leads and method |
WO2006114825A1 (ja) * | 2005-04-06 | 2006-11-02 | Renesas Technology Corp. | 半導体装置の製造方法 |
DE102005027356B4 (de) * | 2005-06-13 | 2007-11-22 | Infineon Technologies Ag | Halbleiterleistungsbauteilstapel in Flachleitertechnik mit oberflächenmontierbaren Außenkontakten und ein Verfahren zur Herstellung desselben |
US20090057852A1 (en) * | 2007-08-27 | 2009-03-05 | Madrid Ruben P | Thermally enhanced thin semiconductor package |
US7371616B2 (en) | 2006-01-05 | 2008-05-13 | Fairchild Semiconductor Corporation | Clipless and wireless semiconductor die package and method for making the same |
JP4680816B2 (ja) * | 2006-03-31 | 2011-05-11 | 三菱電機株式会社 | 半導体装置 |
JP5390064B2 (ja) * | 2006-08-30 | 2014-01-15 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
WO2008078899A1 (en) * | 2006-12-23 | 2008-07-03 | Lg Innotek Co., Ltd | Semiconductor package and manufacturing method thereof |
DE112007003268B4 (de) * | 2007-01-16 | 2015-09-17 | Infineon Technologies Ag | Verfahren zum Halbleiterpacken und/oder Halbleiterpackung |
US7701054B2 (en) * | 2007-02-12 | 2010-04-20 | Infineon Technologies Ag | Power semiconductor module and method for its manufacture |
DE102007012154B4 (de) * | 2007-03-12 | 2014-05-08 | Infineon Technologies Ag | Halbleitermodul mit Halbleiterchips und Verfahren zur Herstellung desselben |
US7851908B2 (en) | 2007-06-27 | 2010-12-14 | Infineon Technologies Ag | Semiconductor device |
US8129225B2 (en) * | 2007-08-10 | 2012-03-06 | Infineon Technologies Ag | Method of manufacturing an integrated circuit module |
JP2009060004A (ja) * | 2007-09-03 | 2009-03-19 | Nec Electronics Corp | 半導体装置の製造方法 |
JP2009074862A (ja) * | 2007-09-19 | 2009-04-09 | Dainippon Printing Co Ltd | センサーパッケージおよびその製造方法 |
JP5003418B2 (ja) * | 2007-11-08 | 2012-08-15 | トヨタ自動車株式会社 | 半導体装置とその製造方法 |
US20090230519A1 (en) * | 2008-03-14 | 2009-09-17 | Infineon Technologies Ag | Semiconductor Device |
EP2291858B1 (en) * | 2008-06-26 | 2012-03-28 | Nxp B.V. | Packaged semiconductor product and method for manufacture thereof |
JP5339800B2 (ja) * | 2008-07-10 | 2013-11-13 | 三菱電機株式会社 | 半導体装置の製造方法 |
JP2010169614A (ja) * | 2009-01-26 | 2010-08-05 | Epson Toyocom Corp | 電子デバイスおよび電子モジュール、並びにそれらの製造方法 |
US8358014B2 (en) * | 2009-05-28 | 2013-01-22 | Texas Instruments Incorporated | Structure and method for power field effect transistor |
WO2010147201A1 (ja) * | 2009-06-19 | 2010-12-23 | 株式会社安川電機 | 電力変換装置 |
CN102484109B (zh) * | 2009-08-03 | 2014-12-10 | 株式会社安川电机 | 电力变换装置 |
JP5271949B2 (ja) * | 2009-09-29 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8486757B2 (en) * | 2009-11-25 | 2013-07-16 | Infineon Technologies Ag | Semiconductor device and method of packaging a semiconductor device with a clip |
JP5990437B2 (ja) * | 2012-09-10 | 2016-09-14 | ルネサスエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
WO2015049852A1 (ja) * | 2013-10-01 | 2015-04-09 | パナソニックIpマネジメント株式会社 | 半導体装置 |
JP6046063B2 (ja) * | 2014-01-22 | 2016-12-14 | 古河電気工業株式会社 | 基板 |
JP2015142072A (ja) * | 2014-01-30 | 2015-08-03 | 株式会社東芝 | 半導体装置 |
JP6351731B2 (ja) * | 2014-08-25 | 2018-07-04 | ルネサスエレクトロニクス株式会社 | 半導体装置および電子装置 |
TWI651830B (zh) * | 2015-02-17 | 2019-02-21 | 立昌先進科技股份有限公司 | 多功能小型化表面黏著型電子元件及其製法 |
KR102050130B1 (ko) | 2016-11-30 | 2019-11-29 | 매그나칩 반도체 유한회사 | 반도체 패키지 및 그 제조 방법 |
WO2018180235A1 (ja) * | 2017-03-29 | 2018-10-04 | 日本電産株式会社 | 半導体パッケージ装置、およびその製造方法 |
US10892211B2 (en) | 2017-08-09 | 2021-01-12 | Semtech Corporation | Side-solderable leadless package |
US10559510B2 (en) * | 2017-08-24 | 2020-02-11 | Semiconductor Components Industries, Llc | Molded wafer level packaging |
CN113614879A (zh) * | 2019-03-08 | 2021-11-05 | 硅尼克斯公司 | 具有侧壁镀层的半导体封装 |
KR102340866B1 (ko) * | 2019-11-21 | 2021-12-20 | 매그나칩 반도체 유한회사 | 반도체 패키지 및 그 제조 방법 |
KR102365004B1 (ko) * | 2019-11-21 | 2022-02-18 | 매그나칩 반도체 유한회사 | 반도체 패키지 및 그 제조 방법 |
US20210175155A1 (en) * | 2019-12-06 | 2021-06-10 | Alpha And Omega Semiconductor (Cayman) Ltd. | Power module having interconnected base plate with molded metal and method of making the same |
JP7353233B2 (ja) | 2020-05-14 | 2023-09-29 | 三菱電機株式会社 | 半導体装置 |
US11652078B2 (en) * | 2021-04-20 | 2023-05-16 | Infineon Technologies Ag | High voltage semiconductor package with pin fit leads |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59143348A (ja) * | 1983-02-07 | 1984-08-16 | Hitachi Ltd | 電子部品 |
US6376921B1 (en) | 1995-11-08 | 2002-04-23 | Fujitsu Limited | Semiconductor device, method for fabricating the semiconductor device, lead frame and method for producing the lead frame |
JP3074264B2 (ja) | 1997-11-17 | 2000-08-07 | 富士通株式会社 | 半導体装置及びその製造方法及びリードフレーム及びその製造方法 |
JP2000349187A (ja) * | 1999-06-01 | 2000-12-15 | Nec Corp | 半導体装置及び半導体装置の製造方法 |
JP3601432B2 (ja) * | 2000-10-04 | 2004-12-15 | 株式会社デンソー | 半導体装置 |
JP3596388B2 (ja) * | 1999-11-24 | 2004-12-02 | 株式会社デンソー | 半導体装置 |
US6693350B2 (en) | 1999-11-24 | 2004-02-17 | Denso Corporation | Semiconductor device having radiation structure and method for manufacturing semiconductor device having radiation structure |
US6703707B1 (en) | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
US6624522B2 (en) | 2000-04-04 | 2003-09-23 | International Rectifier Corporation | Chip scale surface mounted device and process of manufacture |
JP2001291823A (ja) * | 2000-04-05 | 2001-10-19 | Toshiba Digital Media Engineering Corp | 半導体装置 |
JP2001313362A (ja) * | 2000-04-28 | 2001-11-09 | Mitsui High Tec Inc | 半導体装置 |
US6448643B2 (en) | 2000-05-24 | 2002-09-10 | International Rectifier Corporation | Three commonly housed diverse semiconductor dice |
US6545364B2 (en) | 2000-09-04 | 2003-04-08 | Sanyo Electric Co., Ltd. | Circuit device and method of manufacturing the same |
US6891256B2 (en) | 2001-10-22 | 2005-05-10 | Fairchild Semiconductor Corporation | Thin, thermally enhanced flip chip in a leaded molded package |
-
2003
- 2003-07-31 JP JP2003283264A patent/JP3759131B2/ja not_active Expired - Fee Related
-
2004
- 2004-06-18 US US10/869,949 patent/US7224045B2/en active Active
- 2004-07-16 CN CNB2004100636827A patent/CN1322584C/zh not_active Expired - Fee Related
- 2004-07-30 DE DE102004037085A patent/DE102004037085A1/de not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
US20050023658A1 (en) | 2005-02-03 |
DE102004037085A1 (de) | 2005-03-03 |
US7224045B2 (en) | 2007-05-29 |
CN1581474A (zh) | 2005-02-16 |
JP2005051130A (ja) | 2005-02-24 |
CN1322584C (zh) | 2007-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3759131B2 (ja) | リードレスパッケージ型半導体装置とその製造方法 | |
JP3521758B2 (ja) | 半導体装置の製造方法 | |
JP3877401B2 (ja) | 半導体装置の製造方法 | |
JP4173751B2 (ja) | 半導体装置 | |
US8541890B2 (en) | Substrate based unmolded package | |
KR101160694B1 (ko) | 반도체장치의 제조 방법 | |
JP3420153B2 (ja) | 半導体装置及びその製造方法 | |
US20090127682A1 (en) | Chip package structure and method of fabricating the same | |
US6734536B2 (en) | Surface-mounting semiconductor device and method of making the same | |
KR100369907B1 (ko) | 반도체 패키지와 그 반도체 패키지의 기판 실장 구조 및적층 구조 | |
JP2005057067A (ja) | 半導体装置およびその製造方法 | |
KR20050103234A (ko) | 멀티-다이 반도체 패키지 | |
JP2001326295A (ja) | 半導体装置および半導体装置製造用フレーム | |
JP2004079760A (ja) | 半導体装置及びその組立方法 | |
JP2005317998A5 (ja) | ||
JP4804497B2 (ja) | 半導体装置 | |
US9281265B2 (en) | Packaging structure of a semiconductor device | |
JP4918391B2 (ja) | 半導体装置 | |
JP4353935B2 (ja) | リードレスパッケージ型半導体装置 | |
JP2001035961A (ja) | 半導体装置及びその製造方法 | |
JP2006237503A (ja) | 半導体装置およびその製造方法 | |
WO2023112677A1 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2006032871A (ja) | 半導体装置 | |
JP4651218B2 (ja) | 半導体装置の製造方法 | |
JP2005175512A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050815 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050913 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051107 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20051206 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20051227 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 3759131 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100113 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110113 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110113 Year of fee payment: 5 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110113 Year of fee payment: 5 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110113 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120113 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130113 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130113 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140113 Year of fee payment: 8 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |