JP2997236B2 - Non-reducing dielectric porcelain material - Google Patents

Non-reducing dielectric porcelain material

Info

Publication number
JP2997236B2
JP2997236B2 JP10090751A JP9075198A JP2997236B2 JP 2997236 B2 JP2997236 B2 JP 2997236B2 JP 10090751 A JP10090751 A JP 10090751A JP 9075198 A JP9075198 A JP 9075198A JP 2997236 B2 JP2997236 B2 JP 2997236B2
Authority
JP
Japan
Prior art keywords
capacitance
mol
dielectric
reducing dielectric
ceramic material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP10090751A
Other languages
Japanese (ja)
Other versions
JPH10335169A (en
Inventor
小島  隆
陽 佐藤
直人 王子
武史 野村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Corp
Original Assignee
TDK Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TDK Corp filed Critical TDK Corp
Priority to JP10090751A priority Critical patent/JP2997236B2/en
Publication of JPH10335169A publication Critical patent/JPH10335169A/en
Application granted granted Critical
Publication of JP2997236B2 publication Critical patent/JP2997236B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、積層磁器コンデン
サに関し、詳しくは卑金属を内部電極とする積層磁器コ
ンデンサに用いられる温度補償用誘電体磁器材料に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a laminated ceramic capacitor, and more particularly, to a dielectric ceramic material for temperature compensation used for a laminated ceramic capacitor having a base metal as an internal electrode.

【0002】[0002]

【従来の技術】積層磁器コンデンサは小型、大容量、高
信頼性の電子部品として広く利用されており、1台の電
子機器の中で使用される個数も多数にのぼる。近年、機
器の小型・高性能化にともない、積層型セラミックチッ
プコンデンサに対する更なる小型、大容量、低価格、高
信頼性化への要求はますます厳しくなっている。
2. Description of the Related Art Multilayer ceramic capacitors are widely used as small, large-capacity, high-reliability electronic components, and the number of capacitors used in one electronic device is large. In recent years, with the miniaturization and high performance of devices, demands for further miniaturization, large capacity, low price, and high reliability of multilayer ceramic chip capacitors have become more and more severe.

【0003】積層磁器コンデンサは、通常、内部電極層
用のペーストと誘電体層用のペーストとをシート法や印
刷法等により積層し、同時焼成して製造される。
A laminated ceramic capacitor is usually manufactured by laminating a paste for an internal electrode layer and a paste for a dielectric layer by a sheet method, a printing method, or the like, and firing them simultaneously.

【0004】ところで、従来の積層磁器コンデンサ等に
用いられる誘電体磁器材料は、還元性の雰囲気下で焼成
すると還元され、半導体化するという性質を有してい
た。このため内部電極の材料として、誘電体磁器材料の
焼結する温度で溶融せず、かつ誘電体磁器材料を半導体
化しない高い酸素分圧の下で焼成しても酸化されない、
Pd等の貴金属が用いられてきた。しかし、Pd等の貴
金属は高価なため、積層磁器コンデンサの低価格化、大
容量化を図る上での大きな妨げとなっていた。
Incidentally, dielectric ceramic materials used for conventional multilayer ceramic capacitors and the like have the property of being reduced and turned into semiconductors when fired in a reducing atmosphere. Therefore, as a material of the internal electrode, does not melt at the sintering temperature of the dielectric ceramic material, and is not oxidized even when fired under a high oxygen partial pressure that does not turn the dielectric ceramic material into a semiconductor.
Noble metals such as Pd have been used. However, noble metals such as Pd are expensive, which has been a great obstacle to reducing the price and increasing the capacity of the laminated ceramic capacitor.

【0005】内部電極材として、比較的安価なNiやN
i合金等の卑金属の使用が検討されつつある。内部電極
層の導電材として卑金属を用いる場合、大気中で焼成を
行なうと内部電極層が酸化してしまう。従って、誘電体
層と内部電極層との同時焼成を、還元性雰囲気中で行な
う必要がある。しかし、還元性雰囲気中で焼成すると、
上述のように誘電体層が還元され、比抵抗が低くなって
しまう。このため、非還元性の誘電体材料が提案されて
いる。
As the internal electrode material, relatively inexpensive Ni or N
The use of base metals such as i-alloys is being studied. When a base metal is used as the conductive material of the internal electrode layer, the internal electrode layer is oxidized when firing in air. Therefore, simultaneous firing of the dielectric layer and the internal electrode layer must be performed in a reducing atmosphere. However, when firing in a reducing atmosphere,
As described above, the dielectric layer is reduced, and the specific resistance is reduced. For this reason, non-reducing dielectric materials have been proposed.

【0006】ところが、非還元性の誘電体材料を用いた
積層磁器コンデンサは、誘電体層の厚みを薄くした際に
(5μm 以下)、絶縁抵抗(IR)の寿命が短くなり、
信頼性が低下するという問題がある。
However, in a laminated ceramic capacitor using a non-reducing dielectric material, when the thickness of the dielectric layer is reduced (5 μm or less), the life of the insulation resistance (IR) is shortened.
There is a problem that reliability is reduced.

【0007】非還元性の誘電体磁器材料として、特開昭
63−126117号公報、特開昭63−289709
号公報、特開平5−217426号公報等には、(Ca
Sr)(TiZr)O3系誘電体磁器組成物にシリカ、
リチウムガラス、ケイ酸リチウム+アルカリ土類フッ化
物、ホウ素−リチウムガラス等を添加し、Ni,Cu等
の卑金属との同時焼成を可能としたものが開示されてい
る。
As non-reducing dielectric porcelain materials, JP-A-63-126117, JP-A-63-289709
And Japanese Patent Application Laid-Open No. 5-217426 disclose (Ca
Sr) (TiZr) O 3 -based dielectric porcelain composition containing silica,
There is disclosed one in which lithium glass, lithium silicate + alkaline earth fluoride, boron-lithium glass or the like is added to enable simultaneous firing with base metals such as Ni and Cu.

【0008】しかしながら、前記材料を用いた誘電体磁
器コンデンサは、 Li系ガラス、CaF+Li2SiO3系ガラスの添
加のものは、比誘電率、誘電正接( tanδ)に周波数依
存性が見られ、特に100℃以上の高温、数百Hzの低周
波で誘電率、誘電正接( tanδ)の増加が顕著になる。
また、Liガラスを添加したものは、IR加速寿命が短
く、誘電体層を薄層化したときの信頼性に欠ける。 SiO2添加のものは、絶縁抵抗の加速寿命時間が
短く、誘電体層の厚みを薄くしたときの信頼性に欠け
る。等の問題があった。
However, dielectric ceramic capacitors using the above-mentioned materials include those based on Li-based glass and CaF + Li 2 SiO 3 -based glass, in which the relative dielectric constant and the dielectric loss tangent (tan δ) are frequency-dependent. At a high temperature of 100 ° C. or more and a low frequency of several hundred Hz, the dielectric constant and the dielectric loss tangent (tan δ) increase remarkably.
Further, the one to which Li glass is added has a short IR accelerated life and lacks reliability when the dielectric layer is made thin. In the case of adding SiO 2 , the accelerated life time of the insulation resistance is short, and the reliability when the thickness of the dielectric layer is reduced is lacking. And so on.

【0009】また、静電容量の温度変化が少なく、つま
り容量温度係数が小さく、かつ−150〜+150 ppm
/℃の範囲で任意にコントロール可能な温度補償用誘電
体磁器組成物の要求が高まり、このような制御可能な低
温度係数のコンデンサを提供しうる磁器材料が必要とな
っている。
Also, the temperature change of the capacitance is small, that is, the capacitance temperature coefficient is small, and -150 to +150 ppm
The demand for a dielectric ceramic composition for temperature compensation that can be arbitrarily controlled in the range of / ° C. has been increased, and a ceramic material capable of providing such a capacitor having a controllable low temperature coefficient has been required.

【0010】[0010]

【発明が解決しようとする課題】本発明の目的は、Ni
等の卑金属を内部電極とする積層磁器コンデンサーに用
いた場合、1300℃以下で焼結し、静電容量の温度係
数が小さく、かつ−150〜+150 ppm/℃の範囲で
任意に制御可能で、25℃での比抵抗が1×1013Ωcm
以上で、比誘電率、誘電正接( tanδ)の周波数依存性
が少なく、絶縁体層を薄くしても絶縁抵抗の加速寿命時
間が長く、高信頼性の非還元性誘電体磁器材料を実現す
ることである。
SUMMARY OF THE INVENTION An object of the present invention is to provide Ni
When used for a laminated ceramic capacitor having a base metal such as a base metal as an internal electrode, it sinters at 1300 ° C. or less, has a small temperature coefficient of capacitance, and can be arbitrarily controlled in a range of −150 to +150 ppm / ° C. Specific resistance at 25 ° C is 1 × 10 13 Ωcm
As described above, the frequency dependence of the relative dielectric constant and the dielectric loss tangent (tan δ) is small, and even if the insulator layer is thinned, the accelerated life time of the insulation resistance is long, and a highly reliable non-reducing dielectric ceramic material is realized. That is.

【0011】[0011]

【課題を解決するための手段】このような目的は、下記
(1)〜(8)のいずれかの構成により達成される。 (1) 主組成を〔(CaXSr1-X)O〕m〔(TiY
1-Y)O2〕と表したとき、X,Yおよびmの値がそれ
ぞれ、 0≦X≦1、 0≦Y≦0.10、 0.75≦m≦1.04、 の範囲にある主成分と、この主成分に対し副成分として
Mn酸化物をMnOに換算して0.2〜5 mol%、Al
酸化物をAl23に換算して0.1〜10 mol%、およ
び〔(BaZCa1-Z)O〕VSiO2で表され、Z,Vが
それぞれ、 0≦Z≦1、 0.5≦V≦4.0、 の範囲の成分を0.5〜15 mol%含有する非還元性誘
電体磁器材料。 (2) さらに、ScおよびYを含む希土類元素(L
a,Ce,Pr,Nd,Sm,Eu,Gd,Tb,D
y,Ho,Er,Tm,YbおよびLu)あるいはN
b,Mo,TaおよびWの酸化物の1種または2種以上
を0.02〜1.5 mol%含有する上記(1)の非還元
性誘電体磁器材料。 (3) 焼成温度が1300℃以下である上記(1)ま
たは(2)の非還元性誘電体磁器材料。 (4) 結晶平均粒径が3μm 以下である上記(1)〜
(3)のいずれかの非還元性誘電体磁器材料。 (5) 誘電体として上記(1)〜(4)のいずれかの
非還元性誘電体磁器材料を有する積層磁器コンデンサ。 (6) 1 MHzで、25℃における静電容量C25およ
び125℃における静電容量C125から、 τC( ppm/℃)={(C125−C25)/C25}
×{1/(125−25)}×106 で求められる静電容量の温度係数τCと、1 MHz、25
℃の容量温度係数を基準とし、100 Hz 、125℃の
容量値の変化率から求められる静電容量の変化率ΔC/
C( ppm/℃)との差が±30以内である上記(5)の
積層磁器コンデンサ。 (7) 200℃,70V/μm の直流電界下にて、絶縁
抵抗(IR)が2×105 Ω以下になるまでの加速寿命
時間が100時間以上である上記(5)または(6)の
積層磁器コンデンサ。 (8) 少なくともニッケルを含有する内部導体を有す
る上記(5)〜(7)のいずれかの積層磁器コンデン
サ。
This and other objects are achieved by any one of the following constitutions (1) to (8). (1) a main composition [(Ca X Sr 1-X) O ] m [(Ti Y Z
r 1-Y ) O 2 ], the values of X, Y and m are respectively in the range of 0 ≦ X ≦ 1, 0 ≦ Y ≦ 0.10, 0.75 ≦ m ≦ 1.04. A certain main component, and an Mn oxide as a subcomponent with respect to this main component, which is 0.2 to 5 mol% in terms of MnO;
0.1 to 10 mol% in terms of oxide Al 2 O 3, and is represented by [(Ba Z Ca 1-Z) O ] V SiO 2, Z, V, respectively, 0 ≦ Z ≦ 1, A non-reducing dielectric ceramic material containing 0.5 to 15 mol% of a component in the range of 0.5 ≦ V ≦ 4.0. (2) Further, a rare earth element containing Sc and Y (L
a, Ce, Pr, Nd, Sm, Eu, Gd, Tb, D
y, Ho, Er, Tm, Yb and Lu) or N
The non-reducing dielectric ceramic material according to the above (1), which contains 0.02 to 1.5 mol% of one or more of oxides of b, Mo, Ta and W. (3) The non-reducing dielectric ceramic material according to (1) or (2), wherein the firing temperature is 1300 ° C. or lower. (4) The above (1) to (4), wherein the average crystal grain size is 3 μm or less.
The non-reducing dielectric ceramic material according to any one of (3). (5) A laminated ceramic capacitor having the non-reducing dielectric ceramic material of any of (1) to (4) above as a dielectric. (6) At 1 MHz, from the capacitance C25 at 25 ° C. and the capacitance C125 at 125 ° C., τC (ppm / ° C.) = {(C125−C25) / C25}
× {1/1 / 125−25} × 10 6 , the temperature coefficient τC of the capacitance obtained at 1 MHz, 25
The rate of change ΔC of the capacitance obtained from the rate of change of the capacitance value at 100 Hz and 125 ° C. with reference to the temperature coefficient of capacitance at 100 ° C.
The laminated ceramic capacitor according to the above (5), wherein a difference from C (ppm / ° C.) is within ± 30. (7) The method according to (5) or (6), wherein the accelerated life time until the insulation resistance (IR) becomes 2 × 10 5 Ω or less is 100 hours or more under a direct current electric field of 200 ° C. and 70 V / μm. Multilayer porcelain capacitors. (8) The multilayer ceramic capacitor according to any one of the above (5) to (7), having an internal conductor containing at least nickel.

【0012】[0012]

【発明の実施の形態】以下、本発明の具体的構成につい
て詳細に説明する。本発明の誘電体磁器材料は、主組成
を〔(CaXSr1-X)O〕m〔(TiYZr1-Y)O2〕と
表したとき、X,Yおよびmの値がそれぞれ、 0≦X≦1、 0≦Y≦0.10、 0.75≦m≦1.04、 の範囲にある主成分と、この主成分に対し、Mn酸化物
をMnOに換算して0.2〜5 mol%、Al酸化物をA
23に換算して0.1〜10 mol%、および〔(Ba
ZCa1-Z)O〕VSiO2で表され、Z,Vがそれぞれ、 0≦Z≦1、 0.5≦V≦4.0、 の範囲の副成分を0.5〜15 mol%含有する。
BEST MODE FOR CARRYING OUT THE INVENTION Hereinafter, a specific configuration of the present invention will be described in detail. In the dielectric ceramic material of the present invention, when the main composition is represented by [(Ca X Sr 1 -X ) O] m [(Ti Y Zr 1 -Y ) O 2 ], the values of X, Y and m are respectively , 0 ≦ X ≦ 1, 0 ≦ Y ≦ 0.10, 0.75 ≦ m ≦ 1.04, and a Mn oxide converted to MnO with respect to this main component. 2-5 mol%, Al oxide is A
0.1 to 10 mol% in terms of l 2 O 3, and [(Ba
Z Ca 1-Z ) O] V SiO 2 , wherein Z and V each represent a subcomponent in the range of 0 ≦ Z ≦ 1, 0.5 ≦ V ≦ 4.0 by 0.5 to 15 mol% contains.

【0013】主組成のXの値は、 0≦X≦1 の範囲である。すなわち、主組成のCaおよびSrは、
どちらか一方のみでもよく、その混合比の好適値はYと
の関係で決められるが、任意である。
The value of X in the main composition is in the range of 0 ≦ X ≦ 1. That is, Ca and Sr of the main composition are
Either one of them may be used, and a preferable value of the mixing ratio is determined by the relationship with Y, but is arbitrary.

【0014】主組成のYの値は、 0≦Y≦0.10 の範囲であり、好ましくは、 0≦Y≦0.07 の範囲である。主組成のYの値が0.10以上になる
と、容量、 tanδの周波数依存性が大きくなる。
The value of Y in the main composition is in the range of 0 ≦ Y ≦ 0.10, preferably in the range of 0 ≦ Y ≦ 0.07. When the value of Y in the main composition is 0.10 or more, the frequency dependence of the capacitance and tan δ increases.

【0015】主組成のmの値は、 0.75≦m≦1.04 の範囲である。mの値が0.75未満だと容量、 tanδ
の周波数依存性が大きくなる。mの値が1.04超だ
と、1300℃以下の焼成温度では焼成し難くなる。
The value of m of the main composition is in the range of 0.75 ≦ m ≦ 1.04. If the value of m is less than 0.75, the capacity, tanδ
Has a large frequency dependence. If the value of m exceeds 1.04, it becomes difficult to fire at a firing temperature of 1300 ° C. or lower.

【0016】副成分のMn酸化物は耐還元性付与と、焼
結助剤として添加される。その添加量はMnO換算で、
0.2〜5 mol%、好ましくは0.2〜3 mol%の範囲
である。添加量が少なすぎると、焼結性が低下し、多す
ぎると誘電率、静電容量の温度係数、誘電正接( tan
δ)の周波数依存性が大きくなってくる。
The Mn oxide as a sub-component is added as a sintering aid and for imparting reduction resistance. The amount of addition is in MnO conversion,
It is in the range of 0.2-5 mol%, preferably 0.2-3 mol%. If the addition amount is too small, the sinterability decreases, and if it is too large, the dielectric constant, the temperature coefficient of capacitance, and the dielectric loss tangent (tan
The frequency dependency of δ) increases.

【0017】副成分のAl酸化物は耐還元性付与と、焼
結助剤として添加される。その添加量はAl23に換算
して0.1〜10 mol%、好ましくは0.1〜5 mol
%、さらには0.2〜0.5 mol%の範囲が好ましい。
添加量が少なすぎると、比抵抗、焼結性が低下し、多す
ぎると比誘電率が低下してくる。
Al oxide as a subcomponent is added as a sintering aid and for imparting reduction resistance. The amount added in terms of Al 2 O 3 0.1~10 mol%, preferably 0.1 to 5 mol
%, More preferably in the range of 0.2 to 0.5 mol%.
If the amount is too small, the specific resistance and the sinterability decrease, and if it is too large, the specific permittivity decreases.

【0018】副組成のケイ酸バリウム/カルシウム
〔(BaZCa1-Z)O〕VSiO2は、焼結助剤として添
加される。Z,Vの値はそれぞれ、 0≦Z≦1、 0.5≦V≦4.0、 好ましくは、 0.5≦Z≦1、 0.55≦V≦3.0、 の範囲である。
The barium silicate / calcium secondary composition [(Ba Z Ca 1-Z) O ] V SiO 2 is added as a sintering aid. The values of Z and V are respectively in the range of 0 ≦ Z ≦ 1, 0.5 ≦ V ≦ 4.0, preferably 0.5 ≦ Z ≦ 1, 0.55 ≦ V ≦ 3.0.

【0019】Vの値が0.5未満だと誘電体層を5μm
以下としたときにIR加速寿命が短くなってくる。Vの
値が4.0を超えると焼結性が低下する。〔(BaZ
1-Z)O〕VSiO2の添加量は、0.5〜15 mol
%、好ましくは0.1〜5 mol%の範囲である。〔(B
ZCa1-Z)O〕VSiO2の添加量が0.5 mol%未満
だと焼結性が低下し、15 mol%を超えると焼結性を阻
害する。
When the value of V is less than 0.5, the dielectric layer is 5 μm thick.
When the following conditions are satisfied, the IR accelerated life becomes shorter. If the value of V exceeds 4.0, the sinterability decreases. [(Ba Z C
a 1-Z ) O] V SiO 2 is added in an amount of 0.5 to 15 mol
%, Preferably in the range of 0.1 to 5 mol%. [(B
a Z Ca 1-Z) O] amount of V SiO 2 is lowered sinterability and less than 0.5 mol%, inhibits sintering properties exceeds 15 mol%.

【0020】上記主成分および副成分に加え、好ましく
は、ScおよびYを含む希土類元素(La,Ce,P
r,Nd,Sm,Eu,Gd,Tb,Dy,Ho,E
r,Tm,YbおよびLu)あるいはNb,Mo,Ta
およびWの酸化物の1種または2種以上を添加すること
が好ましい。これらの酸化物を添加することにより、静
電容量の温度係数、誘電正接の周波数依存性を抑制す
る。これらの酸化物の添加量は、前記主成分に対し0.
02〜1.5 mol%、好ましくは0.10〜1.0 mol
%の範囲である。添加量が多いと焼結温度が高くなり、
添加量が少ないと静電容量の温度係数、誘電正接の周波
数依存性の抑制効果が得難くなる。なお、前記mol%は
ScO3/2、YO3/2、LaO3/2、CeO2、Pr
11/6、NdO3/2、SmO3/2、EuO3/2、Gd
3/2、TbO3/2、DyO3/2、HoO3/2、Er
3/2、TmO3/2、YbO3/2、LuO3/2、Nb
5/2、MoO3、TaO5/2、WO3 に換算したときの
値である。なお、上記の各酸化物は、通常上記の化学量
論組成で含有されるが、それらから多少偏倚した組成で
あってもよい。
In addition to the above main components and subcomponents, rare earth elements (La, Ce, P) containing Sc and Y are preferably used.
r, Nd, Sm, Eu, Gd, Tb, Dy, Ho, E
r, Tm, Yb and Lu) or Nb, Mo, Ta
It is preferable to add one or more oxides of W and W. By adding these oxides, the temperature coefficient of the capacitance and the frequency dependence of the dielectric loss tangent are suppressed. These oxides are added in an amount of 0.1 to the main component.
02-1.5 mol%, preferably 0.10-1.0 mol
% Range. If the amount of addition is large, the sintering temperature will increase,
If the addition amount is small, it is difficult to obtain the effect of suppressing the temperature coefficient of the capacitance and the frequency dependence of the dielectric loss tangent. The mol% is ScO 3/2 , YO 3/2 , LaO 3/2 , CeO 2 , Pr
O 11/6 , NdO 3/2 , SmO 3/2 , EuO 3/2 , Gd
O 3/2, TbO 3/2, DyO 3/2 , HoO 3/2, Er
O 3/2 , TmO 3/2 , YbO 3/2 , LuO 3/2 , Nb
These values are converted into O 5/2 , MoO 3 , TaO 5/2 , and WO 3 . The above oxides are usually contained in the above stoichiometric composition, but may have compositions slightly deviated therefrom.

【0021】本発明の誘電体磁器材料と組み合わせて用
いられる内部導電体としては、好ましくはニッケル、ま
たはニッケル合金が挙げられ、ニッケル合金としては、
NiとMn、Cr、Co、Alの1種以上との合金が好
ましく、これらの合金中のNiの含有率は95wt%以上
が好ましい。
The internal conductor used in combination with the dielectric porcelain material of the present invention is preferably nickel or a nickel alloy.
An alloy of Ni and one or more of Mn, Cr, Co, and Al is preferable, and the content of Ni in these alloys is preferably 95 wt% or more.

【0022】本発明の非還元性誘電体磁器材料を、キャ
パシタ等の容量性デバイスに適用する場合、比誘電率ε
は大きいほど好ましく、例えば1 KHz、1Vrms、25℃
の条件で、好ましくは28以上、より好ましくは30以
上、特に33以上が好ましい。誘電率が低いと容量性デ
バイスの小型化・大容量化を図る上で不利となってく
る。比抵抗ρ(Ωcm)は、好ましくは25℃で1×10
13Ω・cm以上、より好ましくは1×1014以上が好まし
い。比抵抗が低すぎると、損失が大きくなる傾向にあ
る。比抵抗ρ(Ωcm)は、例えば一定の温度下で、DC
電圧を一定時間印加した後の抵抗値から求めることがで
きる。
When the non-reducing dielectric ceramic material of the present invention is applied to a capacitive device such as a capacitor, the relative dielectric constant ε
Is preferably as large as possible, for example, 1 KHz, 1 Vrms, 25 ° C.
Under the conditions described above, the number is preferably 28 or more, more preferably 30 or more, and particularly preferably 33 or more. If the dielectric constant is low, it is disadvantageous in reducing the size and capacity of the capacitive device. The specific resistance ρ (Ωcm) is preferably 1 × 10 5 at 25 ° C.
It is preferably 13 Ω · cm or more, more preferably 1 × 10 14 or more. If the specific resistance is too low, the loss tends to increase. The specific resistance ρ (Ωcm) is, for example, at a constant temperature, DC
It can be obtained from the resistance value after a voltage has been applied for a certain period of time.

【0023】静電容量の温度係数τCは、例えば1 MHz
で、25℃における静電容量C25および125℃にお
ける静電容量C125から、 τC( ppm/℃)={(C125−C25)/C25}
×{1/(125−25)}×106 と規定することができ、静電容量の変化率ΔC/C( p
pm/℃)は、例えば1 MHz、25℃の容量温度係数を基
準とし、100 Hz 、125℃の容量値から変化率を求
めた。この容量変化率は1 MHzの容量温度係数と近い程
好ましく、その差が±30以内、特に±15以内が好ま
しい。静電容量の温度係数τCと静電容量の変化率ΔC
/Cの差が大きいと、容量精度が要求される回路で使用
した場合、周波数により容量が大きく変動してしまい、
回路の動作の変動や動作不良等を生じ、好ましくない。
The temperature coefficient τC of the capacitance is, for example, 1 MHz
From the capacitance C25 at 25 ° C. and the capacitance C125 at 125 ° C., τC (ppm / ° C.) = {(C125−C25) / C25}
× {1/1 / 125−25} × 10 6, and the rate of change of capacitance ΔC / C (p
(pm / ° C.), for example, based on the temperature coefficient of capacitance at 1 MHz and 25 ° C., the rate of change was determined from the capacitance values at 100 Hz and 125 ° C. The capacitance change rate is preferably as close to the capacitance temperature coefficient as 1 MHz, and the difference is preferably within ± 30, particularly preferably within ± 15. Temperature coefficient τC of capacitance and rate of change ΔC of capacitance
When the difference in / C is large, the capacitance greatly varies depending on the frequency when used in a circuit requiring capacitance accuracy,
The operation of the circuit may fluctuate or malfunction, which is not preferable.

【0024】絶縁抵抗(IR)の加速寿命は長いほど好
ましく、例えば200℃にて70V/μm の直流電界下で
加速試験を行ない、抵抗(IR)が2×105 Ω以下に
なるまでの時間が好ましくは100時間以上、より好ま
しくは200時間以上、特に300時間以上が好まし
い。
The longer the accelerated life of the insulation resistance (IR), the better. For example, an acceleration test is performed at 200 ° C. under a DC electric field of 70 V / μm until the resistance (IR) becomes 2 × 10 5 Ω or less. Is preferably 100 hours or more, more preferably 200 hours or more, and particularly preferably 300 hours or more.

【0025】本発明の非還元性誘電体磁器材料の結晶平
均粒径は、3μm 以下が好ましく、より好ましくは2.
5μm 以下、特に1.5μm 以下が好ましい。またその
下限値は特に規制するものではないが、通常0.1μm
程度である。結晶平均粒径が3μm を超えると、積層セ
ラミックコンデンサの誘電体層を5μm 以下の厚さとし
た場合、IR加速寿命時間が短くなり、信頼性が低下し
てくる。
The average crystal grain size of the non-reducing dielectric ceramic material of the present invention is preferably 3 μm or less, more preferably 2.mu.m.
It is preferably at most 5 μm, particularly preferably at most 1.5 μm. The lower limit is not particularly limited, but is usually 0.1 μm
It is about. If the average crystal grain size exceeds 3 μm, when the thickness of the dielectric layer of the multilayer ceramic capacitor is 5 μm or less, the IR accelerated lifetime becomes short, and the reliability is reduced.

【0026】次に、本発明の非還元性誘電体磁器材料を
用いた積層磁器コンデンサを作製する方法について説明
する。
Next, a method of manufacturing a laminated ceramic capacitor using the non-reducing dielectric ceramic material of the present invention will be described.

【0027】原料としては、例えば、水熱合成法等で合
成した、CaTiO3,SrTiO3,CaZrO3,S
rZrO3,等の主成分原料に、MnCO3,Al23
BaCO3,CaCO3,SrCo3,ZrO2,Ti
2,SiO2および、Sc,Y,La,Ce,Pr,N
d,Sm,Eu,Gd,Tb,Dy,Ho,Er,T
m,Yb,Lu,Nb,Mo,Ta,Wの酸化物等副成
分原料等を用いることができ、また、前記主成分原料と
副成分原料等との混合物を仮焼して固相反応させる乾式
合成法を用いてもよい。
As raw materials, for example, CaTiO 3 , SrTiO 3 , CaZrO 3 , S
The main component raw materials such as rZrO 3 , MnCO 3 , Al 2 O 3 ,
BaCO 3 , CaCO 3 , SrCo 3 , ZrO 2 , Ti
O 2 , SiO 2 and Sc, Y, La, Ce, Pr, N
d, Sm, Eu, Gd, Tb, Dy, Ho, Er, T
Subcomponent raw materials such as oxides of m, Yb, Lu, Nb, Mo, Ta, and W can be used, and a mixture of the main component raw materials and the subcomponent raw materials is calcined to cause a solid phase reaction. A dry synthesis method may be used.

【0028】上記各粉末を、最終組成が上記の本発明の
組成範囲となるように秤量し、有機ビヒクルと混練して
誘電体ペーストを得る。有機ビヒクルに用いられるバイ
ンダは特に限定されるものではなく、例えばエチルセル
ロース等各種バインダから適宜選択すればよい。また、
有機溶剤も特に限定されるものではなく、印刷法やシー
ト法など利用する積層方法に応じて適宜選択すればよ
く、例えば、テルピネオール、ブチルカルビトール、ア
セトン、トルエン等の各種有機溶剤から適宜選択すれば
よい。内部電極としては上記の導電性金属や合金を用
い、これらと上記有機ビヒクルとを混練して内部電極材
料ペーストとする。また、外部電極用ペーストも同様に
して調整すればよい。
Each of the above powders is weighed so that the final composition falls within the above-mentioned composition range of the present invention, and is kneaded with an organic vehicle to obtain a dielectric paste. The binder used for the organic vehicle is not particularly limited, and may be appropriately selected from, for example, various binders such as ethyl cellulose. Also,
The organic solvent is not particularly limited, and may be appropriately selected according to a lamination method used such as a printing method or a sheet method.For example, terpineol, butyl carbitol, acetone, and various organic solvents such as toluene may be appropriately selected. I just need. The above-mentioned conductive metals and alloys are used as the internal electrodes, and these are kneaded with the above-mentioned organic vehicle to form an internal electrode material paste. The external electrode paste may be adjusted in the same manner.

【0029】印刷法を用いる場合、誘電体ペーストおよ
び内部電極材料ペーストを、PET(ポリエチレンテレ
フタレート)等の基板上に積層印刷し、所定形状に切断
した後、基板から剥離してグリーンチップを得る。
When the printing method is used, a dielectric paste and an internal electrode material paste are laminated and printed on a substrate such as PET (polyethylene terephthalate), cut into a predetermined shape, and then separated from the substrate to obtain a green chip.

【0030】シート法を用いる場合、誘電体ペーストを
用いてグリーンシートを形成し、このグリーンシート上
に内部電極材料ペーストを印刷して積層し、所定形状に
切断してグリーンチップを得る。
When the sheet method is used, a green sheet is formed by using a dielectric paste, an internal electrode material paste is printed and laminated on the green sheet, and cut into a predetermined shape to obtain a green chip.

【0031】得られたグリーンチップは、脱バインダー
される。グリーンチップの脱バインダー処理は、好まし
くは空気中にて200〜400℃前後で、約0.5〜2
4時間程度保持する。
The obtained green chips are debindered. The binder removal treatment of the green chips is preferably performed in air at about 200 to 400 ° C. for about 0.5 to 2 hours.
Hold for about 4 hours.

【0032】内部電極の酸化を防止するため、還元雰囲
気(酸素分圧が10-8〜10-12 atm)中で所定時間、
好ましくは1300℃以下、特に1300〜1200℃
の範囲で焼成した後、誘電体の再酸化処理を行うため、
酸素分圧が10-5 〜10-8atmの雰囲気中で、好ましく
は1100℃以下、特に1100〜800℃の範囲で熱
処理し、チップ焼結体を得る。
In order to prevent the oxidation of the internal electrode, a predetermined time in a reducing atmosphere (oxygen partial pressure is 10 -8 to 10 -12 atm)
1300 ° C. or less, preferably 1300 to 1200 ° C.
After firing in the range, to perform reoxidation of the dielectric,
Heat treatment is performed in an atmosphere having an oxygen partial pressure of 10 −5 to 10 −8 atm, preferably at 1100 ° C. or lower, particularly 1100 to 800 ° C., to obtain a sintered chip.

【0033】このようにして得られたチップ焼結体に、
バレル研磨やサンドブラスト等により端面研磨を施し、
外部電極用ペーストを印刷ないし転写して焼き付けを行
い、外部電極を形成する。焼き付け条件は、例えば窒素
ガス中で、600〜800℃前後で、0.1〜1時間程
度保持して焼き付けることが好ましい。また、必要に応
じて、外部電極表面にメッキなどによる被覆層を形成す
ることが好ましい。
[0033] The chip sintered body thus obtained is
The end face is polished by barrel polishing or sand blasting, etc.
The external electrode paste is printed or transferred and baked to form external electrodes. It is preferable that the baking is performed, for example, in nitrogen gas at about 600 to 800 ° C. for about 0.1 to 1 hour. Further, it is preferable to form a coating layer by plating or the like on the surface of the external electrode as necessary.

【0034】[0034]

【実施例】以下、本発明の具体的実施例を挙げ、本発明
をさらに詳細に説明する。 <実施例1>原料として、CaZrO3,SrZrO3
CaTiO3,SrTiO3,MnCO3,Al23,B
aCO3,CaCO3,SiO2およびSc,Y,La,
Ce,Pr,Nd,Sm,Eu,Gd,Tb,Dy,H
o,Er,Tm,Yb,Lu,Nb,Mo,Ta,Wの
酸化物の各粉末を用意した。
EXAMPLES Hereinafter, the present invention will be described in more detail with reference to specific examples of the present invention. Example 1 As raw materials, CaZrO 3 , SrZrO 3 ,
CaTiO 3 , SrTiO 3 , MnCO 3 , Al 2 O 3 , B
aCO 3 , CaCO 3 , SiO 2 and Sc, Y, La,
Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, H
Powders of oxides of o, Er, Tm, Yb, Lu, Nb, Mo, Ta, and W were prepared.

【0035】これらを最終組成が表1、表2となるよう
に秤量して、湿式混合した後、脱水、乾燥して各試料を
得た。また比較例として、リチウムガラスを添加したサ
ンプルNo.39のガラス組成は下記表5に示したものと
同様である。これら誘電体原料100wt%に、アクリル
樹脂5.4wt%、塩化メチレン45wt%、酢酸エチル1
6wt%、ミネラルスピリット6wt%およびアセトン4wt
%をボールミルで混合して誘電体ペーストを得た。ま
た、平均粒径0.8μm のニッケル粉末100wt%に、
有機ビヒクル(エチルセルロース樹脂8wt%をブチルカ
ルビトール92wt%に溶解したもの)35wt%およびブ
チルカルビトール7wt%とを混練し、内部電極用ペース
トを得た。また、平均粒径0.5μm の銅粉末100wt
%に、有機ビヒクル(エチルセルロース樹脂8wt%をブ
チルカルビトール92wt%に溶解したもの)35wt%お
よびブチルカルビトール7wt%とを混練し、外部電極用
ペーストを得た。
These were weighed so that the final compositions were as shown in Tables 1 and 2, mixed by a wet method, dehydrated and dried to obtain each sample. As a comparative example, the glass composition of Sample No. 39 to which lithium glass was added was the same as that shown in Table 5 below. Acrylic resin 5.4 wt%, methylene chloride 45 wt%, ethyl acetate 1
6wt%, mineral spirit 6wt% and acetone 4wt
% In a ball mill to obtain a dielectric paste. In addition, 100 wt% of nickel powder with an average particle size of 0.8 μm
35% by weight of an organic vehicle (8% by weight of ethyl cellulose resin dissolved in 92% by weight of butyl carbitol) and 7% by weight of butyl carbitol were kneaded to obtain an internal electrode paste. In addition, copper powder 100 wt.
And 35% by weight of an organic vehicle (8% by weight of ethyl cellulose resin dissolved in 92% by weight of butyl carbitol) and 7% by weight of butyl carbitol to obtain a paste for an external electrode.

【0036】先ず、誘電体ペーストを用いてPETフィ
ルム上に厚さ7μm のグリーンシートを形成し、この上
に内部電極用ペーストを印刷した後、PETフィルム上
からシートを剥離した。このようにして作製したシート
を複数枚積層し、加圧接着してグリーン積層体を得た。
次いで、このグリーン積層体を所定の大きさに切断して
グリーンチップとし、脱バインダー処理、焼成、アニー
ルを以下の条件で行い、チップ焼結体を得た。
First, a green sheet having a thickness of 7 μm was formed on a PET film using a dielectric paste, and a paste for internal electrodes was printed thereon, and then the sheet was peeled off from the PET film. A plurality of the sheets produced in this manner were laminated and bonded under pressure to obtain a green laminate.
Next, the green laminate was cut into a predetermined size to form a green chip, and a binder removal treatment, firing and annealing were performed under the following conditions to obtain a chip sintered body.

【0037】脱バインダ処理:280℃、8時間保持
(空気中) 焼成:1200〜1300℃、2時間保持、雰囲気ガス
=加湿したN2とH2の混合ガス、酸素分圧10-11 atm アニール:1100℃、3時間保持、雰囲気ガス=加湿
したN2ガス、酸素分圧10-5 atm
Binder removal treatment: held at 280 ° C. for 8 hours (in air) Firing: held at 1200 to 1300 ° C. for 2 hours, atmosphere gas = humidified mixed gas of N 2 and H 2 , oxygen partial pressure 10 -11 atm annealing 1100 ° C., maintained for 3 hours, atmosphere gas = humidified N 2 gas, oxygen partial pressure 10 −5 atm

【0038】得られたチップ焼結体の端面を、サンドブ
ラストにて研磨した後、上記外部電極ペーストをチップ
端面に転写し、N2雰囲気中で800℃にて30分間焼
成して外部電極を形成し、積層型セラミックコンデンサ
を得た。
After polishing the end face of the obtained chip sintered body by sandblasting, the external electrode paste is transferred to the chip end face, and baked at 800 ° C. for 30 minutes in an N 2 atmosphere to form an external electrode. Thus, a multilayer ceramic capacitor was obtained.

【0039】このようにして得られた各サンプルのサイ
ズは、3.2×1.6×0.6mmで、誘電体層の厚さは
5μm 、誘電体層数4、内部電極の厚さ2μm であっ
た。
The size of each sample thus obtained was 3.2 × 1.6 × 0.6 mm, the thickness of the dielectric layer was 5 μm, the number of dielectric layers was 4, and the thickness of the internal electrode was 2 μm. Met.

【0040】[0040]

【表1】 [Table 1]

【0041】[0041]

【表2】 [Table 2]

【0042】次に得られたコンデンサの比誘電率ε、比
抵抗ρ(Ωcm)、静電容量の温度係数τC( ppm/
℃)、静電容量の変化率ΔC/C( ppm/℃)および絶
縁抵抗(IR)加速寿命(h)をそれぞれ測定した。
Next, the relative permittivity ε, the specific resistance ρ (Ωcm) of the obtained capacitor, and the temperature coefficient τC of the capacitance (ppm /
° C), the rate of change of capacitance ΔC / C (ppm / ° C), and the insulation resistance (IR) accelerated life (h) were measured.

【0043】誘電率εは1 KHz、1Vrms、25℃の条件
で測定した。静電容量の温度係数τCは、1 MHzで、2
5℃における静電容量C25および125℃における静
電容量C125から、次式により求めた。
The dielectric constant ε was measured under the conditions of 1 KHz, 1 Vrms and 25 ° C. The temperature coefficient τC of the capacitance is 2 at 1 MHz.
It was calculated from the capacitance C25 at 5 ° C. and the capacitance C125 at 125 ° C. by the following equation.

【0044】τC( ppm/℃)={(C125−C2
5)/C25}×{1/(125−25)}×106 また、比抵抗ρ(Ωcm)は25℃において、DC50V
を60秒間印加した後の抵抗値から求めた。静電容量の
変化率ΔC/C( ppm/℃)は、1 MHz、25℃の容量
温度係数を基準とし、100 Hz 、125℃の容量値か
ら変化率を求めた。絶縁抵抗(IR)加速寿命は、20
0℃にて70V/μm の直流電界下で加速試験を行ない、
抵抗(IR)が2×105 Ω以下になるまでの時間を寿
命時間とした。また、結晶平均粒径は、誘電体層の研磨
面を化学エッチングもしくは熱エッチングした後、走査
型電子顕微鏡像の画像解析処理により算出した。結果を
表3、表4に示す。
ΤC (ppm / ° C.) = {(C125-C2
5) / C25} × {1 / (125-25)} × 10 6 Also, the specific resistance ρ (Ωcm) is 50 V DC at 25 ° C.
For 60 seconds. The rate of change ΔC / C (ppm / ° C.) of the capacitance was determined from the capacitance values at 100 Hz and 125 ° C. based on the temperature coefficient of capacitance at 1 MHz and 25 ° C. The insulation resistance (IR) accelerated life is 20
Perform an acceleration test under a DC electric field of 70 V / μm at 0 ° C.
The time until the resistance (IR) became 2 × 10 5 Ω or less was defined as the life time. The average crystal grain size was calculated by image analysis of a scanning electron microscope image after chemically polishing or thermally etching the polished surface of the dielectric layer. The results are shown in Tables 3 and 4.

【0045】[0045]

【表3】 [Table 3]

【0046】[0046]

【表4】 [Table 4]

【0047】表3、表4から本発明の結果が明らかであ
る。すなわち、本発明の誘電体磁器組成物を用いたコン
デンサは、比抵抗が1×1013Ωcm以上であり、静電容
量の温度係数の周波数依存性が小さく〔1 MHz、の容量
温度係数と、1 MHz、25℃を基準にしたときの100
Hz、125℃の容量変化率との差が30( ppm/℃)
以下〕、絶縁抵抗の加速寿命時間が120時間以上(特
に200時間以上)と長くなっている。
The results of the present invention are clear from Tables 3 and 4. That is, the capacitor using the dielectric ceramic composition of the present invention has a specific resistance of 1 × 10 13 Ωcm or more and a small frequency dependence of the temperature coefficient of the capacitance [1 MHz, the capacitance temperature coefficient; 100 at 1 MHz, 25 ° C
The difference between the capacity change rate at Hz and 125 ° C is 30 (ppm / ° C)
Below], the accelerated life time of the insulation resistance is as long as 120 hours or more (especially 200 hours or more).

【0048】<実施例2>実施例1で作成した試料No.
1(図中STDと表す)と、これに微量添加物として、
CeおよびTaの酸化物を、CeO2およびTaO5/2
算で、それぞれ0.2 mol%添加した試料を作成し、1
00 Hzにおける20〜160℃の誘電正接を測定し
た。結果のグラフを図1に示す。図1から明らかなよう
に、Ta,Ceの酸化物を添加したものは、試料No. 1
(STD)より、高温域での誘電正接の上昇が抑制され
ている。また、他の微量添加物、Sc,Y,La,P
r,Nd,Pm,Sm,Eu,Gd,Tb,Dy,H
o,Er,Tm,Yb,Lu,Nb,Mo,Wの酸化物
でも同様の効果が得られることが確認された。
<Example 2> The sample No. prepared in Example 1 was used.
1 (represented as STD in the figure) and a small amount of
Samples were prepared by adding 0.2 mol% of Ce and Ta oxides in terms of CeO 2 and TaO 5/2 , respectively.
The dielectric loss tangent at 20-160 ° C at 00 Hz was measured. The resulting graph is shown in FIG. As is clear from FIG. 1, the sample to which the oxide of Ta and Ce was added was the sample No. 1
From (STD), the rise of the dielectric loss tangent in the high temperature range is suppressed. Also, other trace additives, Sc, Y, La, P
r, Nd, Pm, Sm, Eu, Gd, Tb, Dy, H
It was confirmed that a similar effect can be obtained with oxides of o, Er, Tm, Yb, Lu, Nb, Mo, and W.

【0049】<実施例3>実施例1で作成した試料No.
30(図中STDと表す)と、これに微量添加物とし
て、表5に示すLiガラスをLiO1/2換算で1.0 mo
l%、3.0 mol%、6.0 mol%それぞれ添加した試
料を作成し、1 MHzと100 Hz における20〜160
℃の誘電正接を測定した。結果のグラフを図2,3にそ
れぞれ示す。図2,3から明らかなように、1 MHzの高
周波ではLiイオンの影響は確認できないが、100 H
z の低周波ではLiの添加量が多い程、高温域での誘電
正接の増加が顕著となっている。
<Example 3> The sample No. prepared in Example 1 was used.
30 (denoted as STD in the figure) and, as a trace additive, Li glass shown in Table 5 in an amount of 1.0 mo in terms of LiO 1/2.
l%, 3.0 mol%, and 6.0 mol%, respectively, were prepared, and 20-160 at 1 MHz and 100 Hz were prepared.
The dielectric loss tangent at ℃ was measured. Graphs of the results are shown in FIGS. As is clear from FIGS. 2 and 3, the influence of Li ions cannot be confirmed at a high frequency of 1 MHz.
At a low frequency of z, as the amount of Li added increases, the dielectric loss tangent in the high temperature region increases more remarkably.

【0050】[0050]

【表5】 [Table 5]

【0051】<実施例4>実施例1で用いた試料の中
で、結晶粒径の影響を調べるため、試料No. 5,7,8
についてそれぞれ焼成温度を変えて焼成した。すなわ
ち、試料No.5,8は1260℃と1300℃で、試料N
o. 7はこれに加えて1220℃でそれぞれ焼成し、結
晶粒径の異なる試料を作成し、実施例1と同様にして評
価した。結果を表6に示す。
<Example 4> Of the samples used in Example 1, samples Nos. 5, 7, and 8 were examined in order to examine the influence of the crystal grain size.
Were fired at different firing temperatures. That is, Samples Nos. 5 and 8 were 1260 ° C and 1300 ° C,
In addition to this, Sample No. 7 was fired at 1220 ° C. to prepare samples having different crystal grain sizes, and evaluated in the same manner as in Example 1. Table 6 shows the results.

【0052】[0052]

【表6】 [Table 6]

【0053】表6から明らかなように、結晶粒径が3μ
m を超えたものはIR加速寿命が低下していることがわ
かる。
As is clear from Table 6, the crystal grain size was 3 μm.
It can be seen that those exceeding m 2 have a reduced IR accelerated life.

【0054】[0054]

【発明の効果】以上のように本発明によれば、Ni等の
卑金属を内部電極とする積層磁器コンデンサーに用いた
場合、1300℃以下で焼結し、容量温度係数が小さ
く、かつ−150〜+150 ppm/℃の範囲で任意に制
御可能で、25℃での比抵抗が1×1013Ωcm以上で、
比誘電率、誘電正接( tanδ)の周波数依存性が少な
く、絶縁抵抗の加速寿命時間の長い非還元性磁器材料を
実現できる。
As described above, according to the present invention, when used for a laminated ceramic capacitor using a base metal such as Ni as an internal electrode, it sinters at 1300 ° C. or less, has a small capacitance temperature coefficient, and has a temperature coefficient of -150 to It can be arbitrarily controlled within the range of +150 ppm / ° C, and the specific resistance at 25 ° C is 1 × 10 13 Ωcm or more.
It is possible to realize a non-reducible porcelain material having a small frequency dependence of a relative dielectric constant and a dielectric loss tangent (tan δ) and a long acceleration life time of insulation resistance.

【図面の簡単な説明】[Brief description of the drawings]

【図1】微量添加物と100Hzにおける誘電正接の温度
変化の関係を示したグラフである。
FIG. 1 is a graph showing a relationship between a trace amount of an additive and a temperature change of a dielectric loss tangent at 100 Hz.

【図2】1 MHzにおけるLi添加の影響を表したグラフ
である。
FIG. 2 is a graph showing the effect of Li addition at 1 MHz.

【図3】100 Hz におけるLi添加の影響を表したグ
ラフである。
FIG. 3 is a graph showing the effect of Li addition at 100 Hz.

───────────────────────────────────────────────────── フロントページの続き (72)発明者 野村 武史 東京都中央区日本橋一丁目13番1号 テ ィーディーケイ株式会社内 (56)参考文献 特開 平3−133115(JP,A) 特開 平2−248014(JP,A) 特開 平3−285872(JP,A) 特開 昭62−250626(JP,A) 特開 昭63−215018(JP,A) 特開 昭63−296325(JP,A) 特開 昭64−19605(JP,A) 特開 昭64−63204(JP,A) (58)調査した分野(Int.Cl.7,DB名) H01G 4/12 ──────────────────────────────────────────────────続 き Continued on the front page (72) Inventor Takeshi Nomura 1-13-1 Nihombashi, Chuo-ku, Tokyo Inside TDK Corporation (56) References JP-A-3-133115 (JP, A) JP-A-2 JP-A-248014 (JP, A) JP-A-3-285872 (JP, A) JP-A-62-250626 (JP, A) JP-A-63-215018 (JP, A) JP-A-63-296325 (JP, A) JP-A-64-19605 (JP, A) JP-A-64-63204 (JP, A) (58) Fields investigated (Int. Cl. 7 , DB name) H01G 4/12

Claims (8)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 主組成を〔(CaXSr1-X)O〕
m〔(TiYZr1-Y)O2〕と表したとき、X,Yおよび
mの値がそれぞれ、 0≦X≦1、 0≦Y≦0.10、 0.75≦m≦1.04、 の範囲にある主成分と、 この主成分に対し副成分としてMn酸化物をMnOに換
算して0.2〜5 mol%、Al酸化物をAl23に換算
して0.1〜10 mol%、および〔(BaZCa1-Z
O〕VSiO2で表され、Z,Vがそれぞれ、 0≦Z≦1、 0.5≦V≦4.0、 の範囲の成分を0.5〜15 mol%含有する非還元性誘
電体磁器材料。
The main composition is [(Ca X Sr 1 -X ) O]
when expressed as m [(Ti Y Zr 1-Y) O 2 ], X, Y values and m are respectively, 0 ≦ X ≦ 1, 0 ≦ Y ≦ 0.10, 0.75 ≦ m ≦ 1. And a main component in the range of 0.4 to 0.2 mol% of Mn oxide as MnO and 0.1 to 5 mol% of Al oxide as Al 2 O 3 with respect to this main component. to 10 mol%, and [(Ba Z Ca 1-Z)
O] V SiO 2 , wherein Z and V each represent a component in the range of 0 ≦ Z ≦ 1, 0.5 ≦ V ≦ 4.0, and 0.5 to 15 mol% of a non-reducing dielectric. Porcelain material.
【請求項2】 さらに、ScおよびYを含む希土類元素
(La,Ce,Pr,Nd,Sm,Eu,Gd,Tb,
Dy,Ho,Er,Tm,YbおよびLu)あるいはN
b,Mo,TaおよびWの1種または2種以上を0.0
2〜1.5 mol%含有する請求項1の非還元性誘電体磁
器材料。
2. Rare earth elements containing Sc and Y (La, Ce, Pr, Nd, Sm, Eu, Gd, Tb,
Dy, Ho, Er, Tm, Yb and Lu) or N
one or more of b, Mo, Ta and W
2. The non-reducing dielectric ceramic material according to claim 1, which contains 2 to 1.5 mol%.
【請求項3】 焼成温度が1300℃以下である請求項
1または2の非還元性誘電体磁器材料。
3. The non-reducing dielectric ceramic material according to claim 1, wherein the firing temperature is 1300 ° C. or lower.
【請求項4】 結晶平均粒径が3μm 以下である請求項
1〜3のいずれかの非還元性誘電体磁器材料。
4. The non-reducing dielectric ceramic material according to claim 1, which has an average crystal grain size of 3 μm or less.
【請求項5】 誘電体として請求項1〜4のいずれかの
非還元性誘電体磁器材料を有する積層磁器コンデンサ。
5. A multilayer ceramic capacitor comprising the non-reducing dielectric ceramic material according to claim 1 as a dielectric.
【請求項6】 1 MHzで、25℃における静電容量C2
5および125℃における静電容量C125から、 τC( ppm/℃)={(C125−C25)/C25}
×{1/(125−25)}×106 で求められる静電容量の温度係数τCと、 1 MHz、25℃の容量温度係数を基準とし、100 Hz
、125℃の容量値の変化率から求められる静電容量
の変化率ΔC/C( ppm/℃)との差が±30以内であ
る請求項5の積層磁器コンデンサ。
6. The capacitance C2 at 25 ° C. at 1 MHz.
From the capacitance C125 at 5 and 125 ° C., τC (ppm / ° C.) = {(C125−C25) / C25}
× {1/1 / 125−25} × 10 6 100 Hz with reference to the temperature coefficient of capacitance τC of capacitance and the temperature coefficient of capacitance at 1 MHz and 25 ° C.
6. The multilayer ceramic capacitor according to claim 5, wherein a difference between the capacitance change rate ΔC / C (ppm / ° C.) obtained from the change rate of the capacitance value at 125 ° C. is within ± 30.
【請求項7】 200℃,70V/μm の直流電界下に
て、絶縁抵抗(IR)が2×105 Ω以下になるまでの
加速寿命時間が100時間以上である請求項5または6
の積層磁器コンデンサ。
7. The accelerated lifetime until the insulation resistance (IR) becomes 2 × 10 5 Ω or less under a direct current electric field of 200 ° C. and 70 V / μm is 100 hours or more.
Laminated ceramic capacitors.
【請求項8】 少なくともニッケルを含有する内部導体
を有する請求項5〜7のいずれかの積層磁器コンデン
サ。
8. The multilayer ceramic capacitor according to claim 5, which has an internal conductor containing at least nickel.
JP10090751A 1997-03-31 1998-03-19 Non-reducing dielectric porcelain material Expired - Lifetime JP2997236B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10090751A JP2997236B2 (en) 1997-03-31 1998-03-19 Non-reducing dielectric porcelain material

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP9673397 1997-03-31
JP9-96733 1997-03-31
JP10090751A JP2997236B2 (en) 1997-03-31 1998-03-19 Non-reducing dielectric porcelain material

Publications (2)

Publication Number Publication Date
JPH10335169A JPH10335169A (en) 1998-12-18
JP2997236B2 true JP2997236B2 (en) 2000-01-11

Family

ID=26432187

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10090751A Expired - Lifetime JP2997236B2 (en) 1997-03-31 1998-03-19 Non-reducing dielectric porcelain material

Country Status (1)

Country Link
JP (1) JP2997236B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002338343A (en) * 2001-05-17 2002-11-27 Tdk Corp Method for producing dielectric ceramic composition and method for producing electronic parts
US6962888B2 (en) 2000-06-29 2005-11-08 Tdk Corporation Dielectric ceramic composition and electronic device
US7157396B2 (en) 2003-11-28 2007-01-02 Tdk Corporation Dielectric ceramic composition and method of production and electronic device of the same
US7265072B2 (en) 2003-02-17 2007-09-04 Tdk Corporation Dielectric ceramic composition and electronic device
US7312172B2 (en) 2002-12-24 2007-12-25 Tdk Corporation Dielectric ceramic composition, electronic device and production methods of the same

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001014324A (en) 1999-06-28 2001-01-19 Sony Corp Device and system for user information processing, terminal device, and device and method for providing information
US6656863B2 (en) 2000-02-09 2003-12-02 Tdk Corporation Dielectric ceramic composition, electronic device, and method for producing the same
JP3698951B2 (en) * 2000-03-31 2005-09-21 三星電機株式会社 Dielectric ceramic composition, ceramic capacitor using the same, and method for manufacturing the same
JP3470703B2 (en) 2000-04-07 2003-11-25 株式会社村田製作所 Non-reducing dielectric ceramic, multilayer ceramic capacitor using the same, and method for producing non-reducing dielectric ceramic
JP3503568B2 (en) 2000-04-07 2004-03-08 株式会社村田製作所 Non-reducing dielectric ceramic and multilayer ceramic capacitor using the same
US7276130B2 (en) 2001-04-12 2007-10-02 Tdk Corporation Production method of multilayer ceramic electronic device
JP2002338333A (en) * 2001-05-17 2002-11-27 Tdk Corp Sintering assistant
KR100444229B1 (en) 2001-12-27 2004-08-16 삼성전기주식회사 Nonreducible dielectric ceramic composition
KR100444230B1 (en) 2001-12-27 2004-08-16 삼성전기주식회사 Nonreducible dielectric ceramic composition
JP4674438B2 (en) * 2004-02-02 2011-04-20 パナソニック株式会社 Ceramic electronic components
JP4899342B2 (en) * 2005-05-23 2012-03-21 Tdk株式会社 Ceramic electronic component and manufacturing method thereof
JP5158113B2 (en) * 2010-03-17 2013-03-06 株式会社村田製作所 Dielectric ceramic composition and temperature compensation multilayer capacitor
JP5435144B2 (en) * 2010-10-04 2014-03-05 株式会社村田製作所 Multilayer ceramic capacitor and manufacturing method thereof
CN103124707A (en) 2011-01-21 2013-05-29 株式会社村田制作所 Multilayer ceramic capacitor and method for manufacturing multilayer ceramic capacitor
CN102354599B (en) * 2011-06-30 2013-05-01 广东风华高新科技股份有限公司 Preparation method for temperature compensation type multi-layer ceramic chip capacitor
JP5835150B2 (en) 2012-08-09 2015-12-24 株式会社村田製作所 Multilayer ceramic capacitor
US10186379B2 (en) 2016-06-28 2019-01-22 Tdk Corporation Dielectric composition and electronic component
JP6665711B2 (en) * 2016-06-28 2020-03-13 Tdk株式会社 Dielectric composition and electronic component
JP2019114583A (en) 2017-12-20 2019-07-11 株式会社村田製作所 Multilayer ceramic capacitor
JP2020068262A (en) * 2018-10-23 2020-04-30 株式会社村田製作所 Dielectric ceramic composition and multilayer ceramic capacitor

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6962888B2 (en) 2000-06-29 2005-11-08 Tdk Corporation Dielectric ceramic composition and electronic device
JP2002338343A (en) * 2001-05-17 2002-11-27 Tdk Corp Method for producing dielectric ceramic composition and method for producing electronic parts
US7312172B2 (en) 2002-12-24 2007-12-25 Tdk Corporation Dielectric ceramic composition, electronic device and production methods of the same
US7265072B2 (en) 2003-02-17 2007-09-04 Tdk Corporation Dielectric ceramic composition and electronic device
US7157396B2 (en) 2003-11-28 2007-01-02 Tdk Corporation Dielectric ceramic composition and method of production and electronic device of the same

Also Published As

Publication number Publication date
JPH10335169A (en) 1998-12-18

Similar Documents

Publication Publication Date Title
JP2997236B2 (en) Non-reducing dielectric porcelain material
US5335139A (en) Multilayer ceramic chip capacitor
US6118648A (en) Non-reducing dielectric ceramic materials
JP4821357B2 (en) Electronic component, dielectric ceramic composition and method for producing the same
EP1710817B1 (en) Electronic device, dielectric ceramic composition, and method of production of the same
EP1736456B1 (en) Laminated ceramic capacitor
JP3878778B2 (en) Dielectric porcelain composition and electronic component
JP3326513B2 (en) Multilayer ceramic chip capacitors
EP1683769A2 (en) Electronic device, dielectric ceramic composition and the production method
US6764976B2 (en) Dielectric ceramic composition and electronic device
JP5017792B2 (en) Electronic component, dielectric ceramic composition and method for producing the same
JP2003277139A (en) Dielectric ceramic composition and electronic parts
JP2762427B2 (en) Multilayer ceramic chip capacitors
JP4548118B2 (en) DIELECTRIC CERAMIC COMPOSITION, ELECTRONIC COMPONENT AND METHOD FOR PRODUCING THEM
JP4576807B2 (en) Dielectric porcelain composition and electronic component
KR20050031994A (en) Dielectric ceramic compositions and electronic devices
JP4511323B2 (en) Multilayer ceramic capacitor and manufacturing method thereof
JP2784982B2 (en) Multilayer ceramic chip capacitors
JP3130214B2 (en) Multilayer ceramic chip capacitors
KR100395742B1 (en) Electronic device, dielectric ceramic composition, and method for producing same
JP2975459B2 (en) Multilayer ceramic chip capacitors
JP2005272262A (en) Dielectric ceramic composition, multilayer ceramic capacitor and method of manufacturing the same
JP2003063867A (en) Ceramic capacitor and its dielectric composition and method for producing the same
JP4677961B2 (en) Electronic component, dielectric ceramic composition and manufacturing method thereof
JP2002270455A (en) Ceramic layered chip capacitor

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990928

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071029

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081029

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081029

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091029

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091029

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101029

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111029

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121029

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121029

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131029

Year of fee payment: 14

EXPY Cancellation because of completion of term