JP2781689B2 - Method for manufacturing semiconductor device - Google Patents

Method for manufacturing semiconductor device

Info

Publication number
JP2781689B2
JP2781689B2 JP4008861A JP886192A JP2781689B2 JP 2781689 B2 JP2781689 B2 JP 2781689B2 JP 4008861 A JP4008861 A JP 4008861A JP 886192 A JP886192 A JP 886192A JP 2781689 B2 JP2781689 B2 JP 2781689B2
Authority
JP
Japan
Prior art keywords
resin
semiconductor device
mold
lower mold
showing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP4008861A
Other languages
Japanese (ja)
Other versions
JPH05198707A (en
Inventor
積 高堂
Original Assignee
九州日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 九州日本電気株式会社 filed Critical 九州日本電気株式会社
Priority to JP4008861A priority Critical patent/JP2781689B2/en
Publication of JPH05198707A publication Critical patent/JPH05198707A/en
Application granted granted Critical
Publication of JP2781689B2 publication Critical patent/JP2781689B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Injection Moulding Of Plastics Or The Like (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は半導体装置の製造方法に
関し、特に半導体素子の樹脂封止方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for sealing a semiconductor element with a resin.

【0002】[0002]

【従来の技術】従来の半導体素子の樹脂封止方法は、封
入金型の上金型と下金型との間に外部端子と金属細線に
て接続された半導体素子が接着されたリードフレームを
はさみ込み、樹脂を流し込み硬化される方式であった。
これを、図8の(a)乃至(f)に示す。
2. Description of the Related Art A conventional resin sealing method for a semiconductor element uses a lead frame in which an external terminal and a semiconductor element connected by a thin metal wire are bonded between an upper mold and a lower mold of an encapsulating mold. It was a method of sandwiching and pouring resin and curing.
This is shown in FIGS.

【0003】図8の(a)において、従来では、アイラ
ンド4に固着された半導体素子片6があり、この素子片
6上のパッドと外部リード30とを金属細線で接続して
おり、上下金型20が用意される。金型20内の空洞
は、外部リード30の中間位置まで設けられ、樹脂B1
0の注入ゲート9が設けられている。
In FIG. 8A, there is conventionally a semiconductor element piece 6 fixed to an island 4, and a pad on this element piece 6 and an external lead 30 are connected by a thin metal wire. A mold 20 is provided. The cavity in the mold 20 is provided up to an intermediate position of the external lead 30, and the resin B1
A zero injection gate 9 is provided.

【0004】図8の(b)〜(f)は、このゲート9か
ら樹脂B10が次第に注入されていく様子を順次示した
透視図である。(b)〜(d)において、素子片6の部
分の注入が遅れ、(e)において、周囲まで樹脂B10
で覆われるが、また素子片6の一部にゆきわたらず、
(f)に示すように、ついにホール40が形成されたま
まとなる。
FIGS. 8B to 8F are perspective views sequentially showing a state in which the resin B10 is gradually injected from the gate 9. As shown in FIG. In (b) to (d), the injection of the portion of the element piece 6 is delayed, and in (e), the resin B10
, But does not spread to a part of the element piece 6,
Finally, as shown in (f), the hole 40 remains formed.

【0005】[0005]

【発明が解決しようとする課題】このように従来の樹脂
封止方法では、パッケージ厚さが薄いもので、リードフ
レームアイランド4下面に樹脂を充分に充填することが
出来ずに、気泡(ホール)40を発生させてしまうとい
った問題点があった。
As described above, according to the conventional resin encapsulation method, the package thickness is small, and the resin cannot be sufficiently filled in the lower surface of the lead frame island 4, resulting in bubbles (holes). There is a problem that 40 is generated.

【0006】本発明の目的は、前記問題点を解決し、ホ
ールが発生しないようにした半導体装置の製造方法を提
供することにある。
It is an object of the present invention to provide a method of manufacturing a semiconductor device which solves the above-mentioned problem and prevents generation of holes.

【0007】[0007]

【課題を解決するための手段】本発明の構成は、上,下
金型で形成されるキャビティ内の下金型内に、固形の封
入樹脂を入れ加熱液化し、その後半導体素子を前記下金
型に乗せ、封入樹脂を圧入し、再び前記両封入樹脂を加
熱、硬化することを特徴とする。
According to the present invention , a solid mold is provided in a lower mold in a cavity formed by an upper mold and a lower mold.
Inject resin and heat and liquefy, and then replace the semiconductor element with the lower metal
Put on the mold, press-fit the sealing resin, and add both of the sealing resins again.
It is characterized by heat and curing .

【0008】[0008]

【実施例】図1乃至図7は本発明の一実施例の半導体装
置の製造方法を順に示した断面図である。
1 to 7 are sectional views sequentially showing a method of manufacturing a semiconductor device according to an embodiment of the present invention.

【0009】まず図1において、本実施例では、封止金
型の下金型1に、固形の非可逆性熱硬化型樹脂A2を入
れる。
First, in FIG. 1, in this embodiment, a solid irreversible thermosetting resin A2 is put into a lower mold 1 of a sealing mold.

【0010】次に図2において、下金型1は加熱されて
おり、キャビティ内に入れられた樹脂A2は液化する。
Next, in FIG. 2, the lower mold 1 is heated, and the resin A2 put in the cavity is liquefied.

【0011】図3において、リードフレーム3のアイラ
ンド4上に、金属細線5で外部リードと電気的に接合さ
れた半導体素子片6を有するリードフレーム3を、下金
型1にのせる。
In FIG. 3, a lead frame 3 having a semiconductor element piece 6 electrically connected to external leads by thin metal wires 5 is placed on a lower mold 1 on an island 4 of the lead frame 3.

【0012】図4に示すように、そして上金型7を閉
じ、図5に示すように、キャビティ8へ、ゲート9より
封止樹脂B10を圧入する。図6に示すように、圧入が
終了した時点で封止樹脂A2,樹脂B10を加熱、硬化
するのを待ち、図7に示すように、封止されたリードフ
レーム3とゲート9部の樹脂とを取り除く。かくして、
樹脂封止型の半導体装置が得られる。
As shown in FIG. 4, the upper mold 7 is closed, and as shown in FIG. 5, a sealing resin B10 is pressed into the cavity 8 from the gate 9. As shown in FIG. 6, when the press-fitting is completed, the sealing resin A2 and the resin B10 are heated and cured, and as shown in FIG. 7, the sealed lead frame 3 and the resin of the gate 9 are removed. Get rid of. Thus,
A resin-sealed semiconductor device is obtained.

【0013】[0013]

【発明の効果】以上説明したように、本発明の樹脂封止
方法は、あらかじめ気泡の出来やすいリードフレームア
イランド裏面部分のキャビティ内に樹脂を入れておくこ
とにより、気泡の発生を防止することができるという効
果がある。
As described above, according to the resin sealing method of the present invention, it is possible to prevent bubbles from being generated by putting resin in the cavity on the back surface of the lead frame island where bubbles are easily formed. There is an effect that can be.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例の半導体装置の製造方法の初
期の工程を示す断面図である。
FIG. 1 is a cross-sectional view showing an initial step of a method for manufacturing a semiconductor device according to one embodiment of the present invention.

【図2】図1の次工程を示す断面図である。FIG. 2 is a sectional view showing a step subsequent to FIG. 1;

【図3】図2の次工程を示す断面図である。FIG. 3 is a sectional view showing a step subsequent to FIG. 2;

【図4】図3の次工程を示す断面図である。FIG. 4 is a sectional view showing a step subsequent to FIG. 3;

【図5】図4の次工程を示す断面図である。FIG. 5 is a sectional view showing a step subsequent to that of FIG. 4;

【図6】図5の次工程を示す断面図である。FIG. 6 is a sectional view showing a step subsequent to FIG. 5;

【図7】図6の次工程を示す断面図である。FIG. 7 is a sectional view showing a step subsequent to FIG. 6;

【図8】(a)乃至(f)は従来の半導体装置の製造方
法を工程順に示した透視図である。
8A to 8F are perspective views showing a conventional method of manufacturing a semiconductor device in the order of steps.

【符号の説明】[Explanation of symbols]

1 下金型 2 樹脂A 3 リードフレーム 4 アイランド 5 金属細線 6 半導体素子片 7 上金型 8 キャビティ 9 ゲート 10 樹脂B 20 上下金型 30 外部リード 40 ホール REFERENCE SIGNS LIST 1 Lower mold 2 Resin A 3 Lead frame 4 Island 5 Fine metal wire 6 Semiconductor element piece 7 Upper mold 8 Cavity 9 Gate 10 Resin B 20 Upper and lower mold 30 External lead 40 Hole

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 上,下金型で形成されるキャビティ内
下金型内に、固形の封入樹脂を入れ加熱液化し、その後
半導体素子を前記下金型に乗せ、封入樹脂を圧入し、再
び前記両封入樹脂を加熱、硬化することを特徴とする半
導体装置の製造方法。
1. A top, in the cavity formed by the lower mold
Put the solid encapsulation resin in the lower mold and liquefy it by heating.
Place the semiconductor element on the lower mold, press-fit the sealing resin,
And a method of manufacturing the semiconductor device, wherein the resin is heated and cured .
JP4008861A 1992-01-22 1992-01-22 Method for manufacturing semiconductor device Expired - Fee Related JP2781689B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4008861A JP2781689B2 (en) 1992-01-22 1992-01-22 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4008861A JP2781689B2 (en) 1992-01-22 1992-01-22 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JPH05198707A JPH05198707A (en) 1993-08-06
JP2781689B2 true JP2781689B2 (en) 1998-07-30

Family

ID=11704487

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4008861A Expired - Fee Related JP2781689B2 (en) 1992-01-22 1992-01-22 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP2781689B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1318257B1 (en) * 2000-07-27 2003-07-28 St Microelectronics Srl LEAD-FRAME FOR SEMICONDUCTOR DEVICES.
JP4519398B2 (en) * 2002-11-26 2010-08-04 Towa株式会社 Resin sealing method and semiconductor device manufacturing method
JP5308108B2 (en) * 2008-09-11 2013-10-09 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Circuit device manufacturing method
JP5308107B2 (en) * 2008-09-11 2013-10-09 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Circuit device manufacturing method
US20130037931A1 (en) * 2011-08-08 2013-02-14 Leo M. Higgins, III Semiconductor package with a heat spreader and method of making
CN106463417A (en) * 2014-05-14 2017-02-22 三菱电机株式会社 Method for manufacturing semiconductor device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58138039A (en) * 1982-02-10 1983-08-16 Nec Home Electronics Ltd Manufacture of resin sealed type semiconductor device
JPH05102216A (en) * 1991-10-09 1993-04-23 Hitachi Ltd Semiconductor device

Also Published As

Publication number Publication date
JPH05198707A (en) 1993-08-06

Similar Documents

Publication Publication Date Title
JP2781689B2 (en) Method for manufacturing semiconductor device
JP3411448B2 (en) Resin sealing mold for semiconductor element and method for manufacturing semiconductor device
JP3727446B2 (en) Resin sealing mold for semiconductor devices
JP2548625B2 (en) Method for manufacturing semiconductor device
JPH07122586A (en) Resin-sealed type semiconductor device and manufacture thereof
JPH05243301A (en) Production of semiconductor device
JP3141634B2 (en) Semiconductor device manufacturing method and resin sealing mold
JPH0745765A (en) Resin sealing method for semiconductor device
JP2555931B2 (en) Method for manufacturing semiconductor device
JP2759523B2 (en) Method for manufacturing semiconductor device
JP3076282B2 (en) Method for manufacturing semiconductor device
JPH0794635A (en) Resin sealed package
JP2927250B2 (en) Resin sealing mold for semiconductor device
JP2878184B2 (en) Resin-sealed semiconductor device
JP2522304B2 (en) Method for manufacturing semiconductor device storage package
JPH0237752A (en) Semiconductor device
JP2003203935A (en) Sealing method of semiconductor device, and sealing device therefor
JPH04361537A (en) Method of resin-sealing semiconductor device
JP2858690B2 (en) Method for manufacturing resin-encapsulated electronic component
JPH0661282A (en) Manufacture of semiconductor device
JPH09181223A (en) Semiconductor device
JPH0691118B2 (en) Semiconductor device and manufacturing method thereof
JPH08204099A (en) Constitution of semiconductor device and its forming method
JP2002313827A (en) Method for manufacturing package for mounting semiconductor and mold for manufacturing package therefor
JPS61164232A (en) Manufacture of resin sealed type semiconductor device

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19980414

LAPS Cancellation because of no payment of annual fees