JP2703861B2 - Stress-resistant chip component and its mounting method - Google Patents

Stress-resistant chip component and its mounting method

Info

Publication number
JP2703861B2
JP2703861B2 JP5244300A JP24430093A JP2703861B2 JP 2703861 B2 JP2703861 B2 JP 2703861B2 JP 5244300 A JP5244300 A JP 5244300A JP 24430093 A JP24430093 A JP 24430093A JP 2703861 B2 JP2703861 B2 JP 2703861B2
Authority
JP
Japan
Prior art keywords
board
chip component
glass epoxy
thermal expansion
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP5244300A
Other languages
Japanese (ja)
Other versions
JPH07106751A (en
Inventor
勝彦 渡辺
正司 山下
清彦 和泉
Original Assignee
富士電気化学株式会社
いわき電子株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士電気化学株式会社, いわき電子株式会社 filed Critical 富士電気化学株式会社
Priority to JP5244300A priority Critical patent/JP2703861B2/en
Publication of JPH07106751A publication Critical patent/JPH07106751A/en
Application granted granted Critical
Publication of JP2703861B2 publication Critical patent/JP2703861B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/368Assembling printed circuits with other printed circuits parallel to each other

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Combinations Of Printed Boards (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は面実装用のチップ部品及
びその実装方法に関し、特に実装後の温度変化によりハ
ンダ付け部に熱ストレスが加わるのを軽減する技術に関
する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a chip component for surface mounting and a method for mounting the same, and more particularly to a technique for reducing the application of thermal stress to a soldered portion due to a temperature change after mounting.

【0002】[0002]

【従来の技術】一般に、電子部品をプリント基板に実装
する場合、その電子部品から出ているリード線を基板の
スルーホールに通し裏側(B面側)からハンダ付けを行
う。これに対し、近年、リード線を微小化あるいは省略
した電子部品を直接に基板の表側(A面側)に実装する
面実装技術が採用されている。このような面実装技術に
よると、プリント基板の両面を有効に活用でき、電子部
品の小型化及びそれに伴なう実装ピッチの縮小と相俟っ
て、高密度の実装が可能となるメリットを有する。
2. Description of the Related Art Generally, when an electronic component is mounted on a printed circuit board, a lead wire protruding from the electronic component is passed through a through hole of the substrate and soldered from the back side (surface B side). On the other hand, in recent years, a surface mounting technique has been adopted in which an electronic component whose lead wires are miniaturized or omitted is directly mounted on the front side (A side) of the substrate. According to such a surface mounting technology, both sides of the printed circuit board can be effectively utilized, and there is an advantage that high-density mounting becomes possible in conjunction with the miniaturization of electronic components and the accompanying reduction in mounting pitch. .

【0003】図3に、リード線のないチップ部品1をプ
リント基板3上に面実装した状態を示す。プリント基板
3の表面に形成されたパターン5に対し、チップ部品1
の両端の電極7がハンダ付けされる。このようなチップ
部品1には、抵抗器、コンデンサ、トランジスタ、ある
いはICなどがある。
FIG. 3 shows a state in which a chip component 1 having no lead wire is surface-mounted on a printed circuit board 3. For the pattern 5 formed on the surface of the printed circuit board 3, the chip component 1
Are soldered. Such a chip component 1 includes a resistor, a capacitor, a transistor, or an IC.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、チップ
部品1はその両端に配置されている電極7をハンダで基
板3に固定してしまうため、チップ部品1と基板3との
熱膨張係数の差が大きいと、電子部品であるチップ部品
1の動作と停止が繰り返されることによる温度変化によ
って、ハンダ付け部9に熱ストレスが加わり、ハンダ付
け部9にクラックが入る可能性があった。甚だしい場合
にはハンダ付け部9が完全に破断してしまう恐れもあ
る。特に装置の小型化を図るために高密度実装されたプ
リント基板にあっては、部品1から発生するジュール熱
を効率的に排出するために、基板3に熱伝導性が高い金
属材料を採用する傾向が強くなってきており、前記熱膨
張係数の差はさらに大きくなる傾向にある。このような
背景のもとに、熱ストレスに強いチップ部品が待望され
ていた。
However, the chip component 1 has the electrodes 7 arranged at both ends thereof fixed to the substrate 3 by soldering, so that the difference in the coefficient of thermal expansion between the chip component 1 and the substrate 3 is small. If it is large, the soldering portion 9 may be subjected to thermal stress due to a temperature change due to the repeated operation and stoppage of the chip component 1, which is an electronic component, and the soldering portion 9 may be cracked. In severe cases, the soldered portion 9 may be completely broken. In particular, in the case of a printed circuit board mounted at high density in order to reduce the size of the device, a metal material having high thermal conductivity is used for the substrate 3 in order to efficiently discharge Joule heat generated from the component 1. The tendency is increasing, and the difference in the coefficient of thermal expansion tends to be further increased. Against this background, chip components resistant to heat stress have been long-awaited.

【0005】本発明は、以上の問題点を解決するために
なされたもので、部品の温度変化に伴う熱ストレスに強
い耐ストレスチップ部品とその実装方法を提供すること
を目的とする。
The present invention has been made to solve the above problems, and an object of the present invention is to provide a stress-resistant chip component that is resistant to thermal stress caused by a temperature change of the component, and a mounting method thereof.

【0006】[0006]

【課題を解決するための手段】以上の目的を達成するた
めに、この発明に係る耐ストレスチップ部品は、面実装
用の比較的低熱膨張係数を有するチップ部品を比較的高
熱膨張係数を有する金属製プリント基板に電気的に接続
するために、該チップ部品と該プリント基板との中間の
熱膨張係数を有するガラスエポキシ基板に該チップ部品
を電気的な接続を保って一体的に固設するとともに、
ガラスエポキシ基板に形成したスルーホールを介して該
チップ部品を該プリント基板と電気的に接続するように
するとともに該スルーホールを該ガラスエポキシ基板を
該プリント基板へ面実装のために半田付けする部分に位
置させ、該ガラスエポキシ基板を該プリント基板へ半田
付けした際に該スルーホールを介して該半田付の有無を
確認可能としてなることを特徴とする。
In order to achieve the above object, a stress-resistant chip component according to the present invention has a relatively high coefficient of thermal expansion for chip mounting.
In order to electrically connect to a metal printed board having a coefficient of thermal expansion , the chip part is integrated with a glass epoxy board having a coefficient of thermal expansion intermediate between the chip part and the printed board while maintaining an electrical connection. manner as well as fixed, the
Through the through hole formed in the glass epoxy substrate
To electrically connect the chip components to the printed circuit board
And insert the through hole into the glass epoxy board.
The part to be soldered to the printed circuit board for surface mounting
And solder the glass epoxy board to the printed board.
At the time of attaching, the presence or absence of the soldering through the through hole
It is characterized in that it can be confirmed .

【0007】また、この発明のチップ部品をプリント基
板に電気的に接続する実装方法は、面実装用の比較的低
熱膨張係数を有するチップ部品を比較的高熱膨張係数を
有するプリント基板に電気的に接続する方法において、
該チップ部品と該プリント基板との中間の熱膨張係数を
有するガラスエポキシ基板を準備し、該ガラスエポキシ
基板には予め該チップ部品を該プリント基板に電気的に
接続するスルーホールを該プリント基板との半田付け部
に形成しておき、該ガラスエポキシ基板に該チップ部品
を電気的な接続を保って一体的に固設し、前記ガラスエ
ポキシ基板に設けられた該半田付け部を介して該ガラス
エポキシ基板をリフローハンダ付け法によって該プリン
ト基板に実装することを特徴とする。
Further, the mounting method for electrically connecting the chip component of the present invention to a printed circuit board is relatively low for surface mounting.
The relatively high thermal expansion coefficient chip component having a thermal expansion coefficient
In a method of electrically connecting to a printed circuit board having ,
Preparing a glass epoxy substrate having a coefficient of thermal expansion intermediate between the chip component and the printed circuit board;
The chip components are electrically connected to the printed circuit board beforehand.
Connect the through hole to be soldered to the printed circuit board
The chip components are integrally fixed to the glass epoxy substrate while maintaining electrical connection , and the glass epoxy substrate is formed.
The glass via the soldered portion provided on the oxy board
An epoxy board is mounted on the printed board by a reflow soldering method.

【0008】[0008]

【作用】前記の構成を有するこの発明によれば、チップ
部品との熱膨張係数の差が大きい金属製基板を使用する
場合であっても、チップ部品とプリント基板との間に介
在するガラスエポキシ基板が熱膨張によるストレスを和
らげ、ハンダ付け部に過度の熱ストレスが加えられるこ
とを防止する。
SUMMARY OF] According to the present invention having the configuration described above, even when using a metal substrate having a large difference in thermal expansion coefficient between the switch-up components, interposed between the chip component and the printed board The glass epoxy substrate relieves stress due to thermal expansion and prevents excessive thermal stress from being applied to the soldered portion.

【0009】[0009]

【実施例】以下、本発明の一実施例を図1及び図2を用
いて説明する。本実施例のプリント基板3(メイン基
板)は放熱性に優れた金属製であり、具体的にはアルミ
ニウム(熱膨張係数0.24×10-4)又は銅(熱膨張
係数0.18×10-4)が用いられる。この基板3に取
り付けられるチップ部品1は抵抗器であり、両端に電極
7が形成されている。チップ部品1の熱膨張係数は0.
076×10-4であり、前記メイン基板3よりも1桁小
さい。チップ部品1と基板3との間に介在するサブ基板
11は、ガラスエポキシ基板である。サブ基板11の熱
膨張係数は0.13×10-4であり、前記メイン基板3
とチップ部品1との中間の値となっている。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS One embodiment of the present invention will be described below with reference to FIGS. The printed board 3 (main board) of the present embodiment is made of metal having excellent heat dissipation, and specifically, aluminum (coefficient of thermal expansion 0.24 × 10 −4 ) or copper (coefficient of thermal expansion 0.18 × 10 4 ). -4 ) is used. The chip component 1 attached to the substrate 3 is a resistor, and electrodes 7 are formed at both ends. The thermal expansion coefficient of the chip component 1 is 0.
076 × 10 −4 , which is one digit smaller than that of the main substrate 3. The sub board 11 interposed between the chip component 1 and the board 3 is a glass epoxy board. The thermal expansion coefficient of the sub substrate 11 is 0.13 × 10 −4 ,
And the chip component 1 have an intermediate value.

【0010】サブ基板11の上面には、前記チップ部品
1の電極7と接続される銅箔パターン13が形成されて
いる。サブ基板11の下面には、メイン基板3の回路を
形成する銅箔パターン5と接続するための銅箔パターン
15が形成されている。これらの銅箔パターン13,1
5は、スルーホール17により電気的に接続されてい
る。又、スルーホール17はメイン基板3とサブ基板1
1との半田付けがなされているかどうかを確認する機能
も有している。
On the upper surface of the sub-substrate 11, a copper foil pattern 13 connected to the electrodes 7 of the chip component 1 is formed. On the lower surface of the sub-board 11, a copper foil pattern 15 for connection with the copper foil pattern 5 forming a circuit of the main board 3 is formed. These copper foil patterns 13, 1
5 are electrically connected by through holes 17. Further, the through hole 17 is formed between the main board 3 and the sub board 1.
It also has a function of confirming whether or not soldering has been performed.

【0011】本実施例において、チップ部品1及びサブ
基板11を面実装するためのハンダ付けは、リフローに
よる。すなわち、メイン基板3及びサブ基板11の両面
の銅箔パターン13,5に、ハンダぺーストを印刷す
る。そして、メイン基板3の上に、サブ基板11を介し
てチップ部品1を載置する。その載置したままの状態で
メイン基板3をUV炉の中に入れ、高温雰囲気中で印刷
されたハンダを再溶融させる。溶融したハンダは、表面
張力によってチップ部品1の電極7あるいは銅箔パター
ン13,15,5へ引き寄せられ、各電極あるいはパタ
ーン間を確実に接合する。
In this embodiment, the soldering for surface mounting the chip component 1 and the sub-substrate 11 is based on reflow. That is, the solder paste is printed on the copper foil patterns 13 and 5 on both sides of the main board 3 and the sub board 11. Then, the chip component 1 is placed on the main board 3 via the sub board 11. The main substrate 3 is placed in a UV furnace with the mounted state, and the printed solder is melted again in a high-temperature atmosphere. The melted solder is attracted to the electrodes 7 or the copper foil patterns 13, 15, 5 of the chip component 1 by surface tension, so that the electrodes or the patterns are securely joined.

【0012】このように、本実施例によれば、チップ部
品1とメイン基板3との間に両者の中間の熱膨張係数を
有するサブ基板11が介装されているので、チップ部品
1とサブ基板11との間の接合部に作用する熱ストレス
は、チップ部品1をメイン基板3に直接取り付ける場合
と比較して大幅に低減される。また、チップ部品1とサ
ブ基板11、及びサブ基板11とメイン基板3との間の
ハンダ付けは、リフロー方式で実施することができるの
で、実装作業の効率は部品をメイン基板に直接実装する
従来の場合と比較して遜色ないものとなる。
As described above, according to the present embodiment, the sub-substrate 11 having a thermal expansion coefficient intermediate between the chip component 1 and the main substrate 3 is interposed between the chip component 1 and the main substrate 3. The thermal stress acting on the joint with the substrate 11 is greatly reduced as compared with the case where the chip component 1 is directly attached to the main substrate 3. Further, since the soldering between the chip component 1 and the sub-board 11 and between the sub-board 11 and the main board 3 can be performed by a reflow method, the efficiency of the mounting operation is reduced by the conventional method in which the components are directly mounted on the main board. It is comparable to the case of.

【0013】なお、以上の実施例では、チップ部品1と
サブ基板11とを別々に用意し、メイン基板3に実装す
る際にチップ部品1及びサブ基板11を重ねた状態でメ
イン基板3に載置するものであったが、他の実施例にお
いては予めチップ部品1とサブ基板11とを一体化させ
ておくことも可能である。このチップ部品1とサブ基板
11との一体化は、ハンダ付けのみならず、金属部分の
かしめ、あるいは金属部分を接触させた状態で樹脂コー
ティングする等の他の方法を適宜採用してよい。なお、
ハンダ付け以外の方法で一体化を行えば、リフローのU
V炉内で、チップ部品1とサブ基板11との接合部が再
溶融する恐れがなくなる。
In the above embodiment, the chip component 1 and the sub-substrate 11 are separately prepared, and when the chip component 1 and the sub-substrate 11 are mounted on the main substrate 3, the chip component 1 and the sub-substrate 11 are stacked on the main substrate 3. However, in another embodiment, the chip component 1 and the sub-substrate 11 can be integrated in advance. The integration of the chip component 1 and the sub-substrate 11 may be appropriately performed not only by soldering, but also by other methods such as caulking a metal portion or resin coating with the metal portion in contact. In addition,
If integration is performed by a method other than soldering, U
In the V furnace, there is no possibility that the joint between the chip component 1 and the sub-substrate 11 is re-melted.

【0014】[0014]

【発明の効果】以上実施例によって説明したように、本
発明の耐ストレスチップ部品及びその実装方法によれ
ば、チップ部品とメイン基板との間に、両者の中間の熱
膨張係数を有するガラスエポキシ基板を介在させること
になるので、チップ部品とメイン基板との間の熱膨張係
数の差が大きい場合であっても、チップ部品の温度変化
に伴って接合部に作用する熱ストレスを和らげ、ハンダ
付け部にクラックが入るなどの不都合が生じるのを防止
できる。また、ガラスエポキシ基板に形成したスルーホ
ールを介してチップ部品をプリント基板と電気的に接続
するようにするとともにスルーホールをガラスエポキシ
基板をプリント基板へ面実装のために半田付けする部分
に位置させたので、スルーホールを通して両者の半田付
けの状態を確認することができる。
As described in the above embodiments, according to the stress-resistant chip component and the mounting method of the present invention, a glass epoxy having a thermal expansion coefficient intermediate between the chip component and the main board is provided. Since the board is interposed, even if the difference in thermal expansion coefficient between the chip component and the main board is large, the thermal stress acting on the joint due to the temperature change of the chip component is relieved and the solder It is possible to prevent inconveniences such as cracks in the attachment portion. Also, a through-hole formed on a glass epoxy substrate
Electrical connection of chip components to printed circuit boards via tools
So that the through holes are glass epoxy
The part where the board is soldered to the printed circuit board for surface mounting
And soldered through the through hole.
You can check the status of injury.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例を示す斜視図である。FIG. 1 is a perspective view showing an embodiment of the present invention.

【図2】図1の断面図である。FIG. 2 is a sectional view of FIG.

【図3】従来例を示す図である。FIG. 3 is a diagram showing a conventional example.

【符号の説明】[Explanation of symbols]

1 チップ部品 3 メイン基板 5,13,15 銅箔パターン 7 電極 9 ハンダ付け部 11 サブ基板 17 スルーホール DESCRIPTION OF SYMBOLS 1 Chip component 3 Main board 5, 13, 15 Copper foil pattern 7 Electrode 9 Soldering part 11 Sub board 17 Through hole

フロントページの続き (72)発明者 和泉 清彦 東京都港区新橋5丁目36番11号 いわき 電子株式会社内 (56)参考文献 特開 平2−83946(JP,A) 特開 平6−77631(JP,A) 特開 平5−129768(JP,A)Continuation of the front page (72) Inventor Kiyohiko Izumi 5-36-11 Shimbashi, Minato-ku, Tokyo Iwaki Electronics Co., Ltd. (56) References JP-A-2-83946 (JP, A) JP-A-6-77631 ( JP, A) JP-A-5-129768 (JP, A)

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 面実装用の比較的低熱膨張係数を有する
チップ部品を比較的高熱膨張係数を有する金属製プリン
ト基板に電気的に接続するために、該チップ部品と該プ
リント基板との中間の熱膨張係数を有するガラスエポキ
シ基板に該チップ部品を電気的な接続を保って一体的に
固設するとともに、該ガラスエポキシ基板に形成したス
ルーホールを介して該チップ部品を該プリント基板と電
気的に接続するようにするとともに該スルーホールを該
ガラスエポキシ基板を該プリント基板へ面実装のために
半田付けする部分に位置させ、該ガラスエポキシ基板を
該プリント基板へ半田付けした際に該スルーホールを介
して該半田付の有無を確認可能としてなることを特徴と
する耐ストレスチップ部品。
1. A chip component having a relatively low coefficient of thermal expansion for surface mounting to electrically connect a chip component having a relatively high coefficient of thermal expansion to a metal printed board having a relatively high coefficient of thermal expansion. Glass epoxy with thermal expansion coefficient in between
The chip parts are integrally fixed to the glass epoxy board while maintaining the electrical connection, and the chip parts formed on the glass epoxy board are formed.
The chip component is connected to the printed circuit board through a through hole.
And the through hole is
For surface mounting of glass epoxy board to the printed board
Place the glass epoxy board on the part to be soldered.
When soldered to the printed circuit board,
Wherein the presence or absence of the soldering can be confirmed .
【請求項2】 面実装用の比較的低熱膨張係数を有する
チップ部品を比較的高熱膨張係数を有するプリント基板
に電気的に接続する方法において、該チップ部品と該プ
リント基板との中間の熱膨張係数を有するガラスエポキ
シ基板を準備し、該ガラスエポキシ基板には予め該チッ
プ部品を該プリント基板に電気的に接続するスルーホー
ルを該プリント基板との半田付け部に形成しておき、該
ガラスエポキシ基板に該チップ部品を電気的な接続を保
って一体的に固設し、前記ガラスエポキシ基板に設けら
れた該半田付け部を介して該ガラスエポキシ基板をリフ
ローハンダ付け法によって該プリント基板に実装するこ
を特徴とする耐ストレスチップ部品の実装方法。
To 2. A printed circuit board having a relatively <br/> chip component having a low thermal expansion coefficient relatively high thermal expansion coefficient for surface mounting in the method of electrically connecting, with said chip component and the printed board Glass epoxy with intermediate thermal expansion coefficient
A glass substrate is prepared, and the glass epoxy substrate is
Through-housing for electrically connecting the components to the printed circuit board.
Is formed on the soldering part with the printed circuit board.
The chip components are integrally fixed on a glass epoxy substrate while maintaining electrical connection, and provided on the glass epoxy substrate.
The glass epoxy board is mounted on the printed board by the reflow soldering method via the soldered portion .
And a method for mounting a stress-resistant chip component.
JP5244300A 1993-09-30 1993-09-30 Stress-resistant chip component and its mounting method Expired - Lifetime JP2703861B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5244300A JP2703861B2 (en) 1993-09-30 1993-09-30 Stress-resistant chip component and its mounting method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5244300A JP2703861B2 (en) 1993-09-30 1993-09-30 Stress-resistant chip component and its mounting method

Publications (2)

Publication Number Publication Date
JPH07106751A JPH07106751A (en) 1995-04-21
JP2703861B2 true JP2703861B2 (en) 1998-01-26

Family

ID=17116691

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5244300A Expired - Lifetime JP2703861B2 (en) 1993-09-30 1993-09-30 Stress-resistant chip component and its mounting method

Country Status (1)

Country Link
JP (1) JP2703861B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE512366C2 (en) * 1998-07-07 2000-03-06 Ericsson Telefon Ab L M Device and method for mounting on electronic circuit boards
JP5655818B2 (en) * 2012-06-12 2015-01-21 株式会社村田製作所 Chip component structure
DE102016105910A1 (en) * 2016-03-31 2017-10-05 Epcos Ag capacitor arrangement

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0283946A (en) * 1988-09-21 1990-03-26 Hitachi Ltd Connection of multilayer film
JPH0677631A (en) * 1992-08-28 1994-03-18 Matsushita Electric Ind Co Ltd Mounting method of chip component onto aluminum board

Also Published As

Publication number Publication date
JPH07106751A (en) 1995-04-21

Similar Documents

Publication Publication Date Title
US6833997B1 (en) Combination terminal/leadframe for heat sinking and electrical contacts
US7688591B2 (en) Electronic-component-mounting board
JP2703861B2 (en) Stress-resistant chip component and its mounting method
US6423906B2 (en) Surface mount package for long lead devices
JP3164182B2 (en) Composite electronic components
JP2926956B2 (en) Printed board
JP2722451B2 (en) Semiconductor device
US5506447A (en) Hybrid integrated circuit
JP3012948U (en) BGA electronic parts
JP2920053B2 (en) Edge type thermal head
JP2003187890A (en) Electrical connection terminal
JP3092972U (en) Surface mount type electronic circuit unit
JP2720819B2 (en) Lead frame and wiring structure using the same
JP2007165445A (en) Power amplifier module
JPH11340589A (en) Flexible circuit board
JP4608810B2 (en) Surface mount semiconductor device
JP2727950B2 (en) Chip type electrolytic capacitor
JP2706435B2 (en) Circuit board
JPH0125491Y2 (en)
JP2553989Y2 (en) Electronic components
JPS631093A (en) Electronic parts mounting board device
JP2842013B2 (en) Hybrid integrated circuit device
JP3174975B2 (en) Electronic component mounting equipment
JP2813576B2 (en) Circuit board
JPH118459A (en) Mounting structure for surface-mounted component on printed wiring board

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081003

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081003

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091003

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091003

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101003

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111003

Year of fee payment: 14

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121003

Year of fee payment: 15