JP2016503594A - インターコネクトにおける不均一なチャネル容量 - Google Patents
インターコネクトにおける不均一なチャネル容量 Download PDFInfo
- Publication number
- JP2016503594A JP2016503594A JP2015535898A JP2015535898A JP2016503594A JP 2016503594 A JP2016503594 A JP 2016503594A JP 2015535898 A JP2015535898 A JP 2015535898A JP 2015535898 A JP2015535898 A JP 2015535898A JP 2016503594 A JP2016503594 A JP 2016503594A
- Authority
- JP
- Japan
- Prior art keywords
- channels
- width
- message
- storage medium
- readable storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 18
- 238000003860 storage Methods 0.000 claims description 21
- 230000005540 biological transmission Effects 0.000 description 17
- 230000015654 memory Effects 0.000 description 15
- 238000004891 communication Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 9
- 239000000872 buffer Substances 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 230000002457 bidirectional effect Effects 0.000 description 3
- 238000005457 optimization Methods 0.000 description 3
- 238000009826 distribution Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 235000008694 Humulus lupulus Nutrition 0.000 description 1
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 235000019800 disodium phosphate Nutrition 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000001755 vocal effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/12—Avoiding congestion; Recovering from congestion
- H04L47/122—Avoiding congestion; Recovering from congestion by diverting traffic away from congested entities
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/06—Generation of reports
- H04L43/062—Generation of reports related to network traffic
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/109—Integrated on microchip, e.g. switch-on-chip
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
si≧Bi i=1からnの場合
fi×si≧Bi i=1からnの場合
0≦fi≦1 i=1からnの場合
Σfi≦1 i=1からnの場合
仮想チャネル幅siを有するチャネルのバッファコストはΣSiである。デザインの目標がバッファコストの最小化である場合、目的関数は、Σsiを最小化するものである。デザインの目標が線数の最小化である場合、目的関数の最大値(i=1からn、siの場合)が最小化され得、これは物理チャネル幅である。目標が様々である場合、代替的な目的関数が構築されてもよい。この場合、標準形の線形計画アルゴリズムが用いられて問題が解決され、siの値、及び制約条件を満たしかつ目的関数を最小化/最大化する様々な仮想チャネルの幅が取得可能である。
Claims (20)
- ネットワークオンチップ(NoC)内の複数のチャネルの各々の幅を、前記複数のチャネルの各々の少なくとも1つのパフォーマンス目標または前記複数のチャネルの各々の最大データフローに基づいて決定し、前記複数のチャネルのうちの少なくとも1つに前記複数のチャネルのうちの他の少なくとも1つと異なる幅を有せしめるステップを含むことを特徴とする方法。
- 請求項1に記載の方法であって、前記複数のチャネルのうちの接続されているものの間においてメッセージ再フォーマッタを形成するステップをさらに含み、前記メッセージ再フォーマッタが前記複数のチャネルのうちの前記接続されているものの間において1または複数のメッセージのフリット(flit)を調整することを特徴とする方法。
- 請求項2に記載の方法であって、前記メッセージ再フォーマッタが前記1または複数のメッセージを調整し、前記NoCの全ての送信元及び送信先端ホストのペアが端末間でのメッセージサイズ及びメッセージフォーマットの一貫性を維持することを特徴とする方法。
- 請求項1に記載の方法であって、前記複数のチャネルの各々の前記最大データフローは、最大データフローアルゴリズムを前記複数のチャネルのデータトラフィックのグラフに適用することによって判定されることを特徴とする方法。
- 請求項1に記載の方法であって、前記複数のチャネルの各々の前記幅を決定するステップは、線形計画法を適用して、少なくとも1つの特定のコスト関数を最小化しつつ前記少なくとも1つのパフォーマンス目標を満たす前記幅を決定するステップをさらに含むことを特徴とする方法。
- 請求項5に記載の方法であって、前記線形計画法を適用するステップは、仮想チャネル及び物理チャネルのパフォーマンス要求に関する制約のリストを構築するステップをさらに含み、少なくとも1つの目的関数は、前記制約のリストに基づいて、前記少なくとも1つのパフォーマンス目標の各々に対して導き出されることを特徴とする方法。
- 請求項1に記載の方法であって、前記少なくとも1つのパフォーマンス目標は遅延要求を含み、最短経路ルーティングが前記複数のチャネルに適用されて前記遅延要求が満たされることを特徴とする方法。
- 処理を実行するための命令をコンピュータ可読記憶媒体であって、
前記命令は、ネットワークオンチップ(NoC)内の複数のチャネルの各々の幅を、前記複数のチャネルの各々の少なくとも1つのパフォーマンス目標または前記複数のチャネルの各々の最大データフローに基づいて決定し、前記複数のチャネルのうちの少なくとも1つに前記複数のチャネルのうちの他の少なくとも1つと異なる幅を有せしめるステップを含むことを特徴とするコンピュータ可読記憶媒体。 - 請求項8に記載のコンピュータ可読記憶媒体であって、前記命令が、前記複数のチャネルのうちの接続されているものの間においてメッセージ再フォーマッタを形成するステップをさらに含み、前記メッセージ再フォーマッタが前記複数のチャネルのうちの前記接続されているものの間において1または複数のメッセージのフリットを調整することを特徴とするコンピュータ可読記憶媒体。
- 請求項9に記載のコンピュータ可読記憶媒体であって、前記メッセージ再フォーマッタが前記1または複数のメッセージを調整し、前記NoCの全ての送信元及び送信先端ホストのペアが端末間でのメッセージサイズ及びメッセージフォーマットの一貫性を維持することを特徴とするコンピュータ可読記憶媒体。
- 請求項8に記載のコンピュータ可読記憶媒体であって、前記複数のチャネルの各々の前記最大データフローは、最大データフローアルゴリズムを前記複数のチャネルのデータトラフィックのグラフに適用することによって判定されることを特徴とするコンピュータ可読記憶媒体。
- 請求項8に記載のコンピュータ可読記憶媒体であって、前記複数のチャネルの各々の前記幅を決定するステップは、線形計画法を適用して、少なくとも1つの特定のコスト関数を最小化しつつ前記少なくとも1つのパフォーマンス目標を満たす前記幅を決定するステップをさらに含むことを特徴とするコンピュータ可読記憶媒体。
- 請求項12に記載のコンピュータ可読記憶媒体であって、前記線形計画法を適用するステップは、仮想チャネル及び物理チャネルのパフォーマンス要求に関する制約のリストを構築するステップをさらに含み、前記命令は、前記制約のリストに基づいて、前記少なくとも1つのパフォーマンス目標の各々に対して少なくとも1つの目的関数を導き出すステップを含むことを特徴とするコンピュータ可読記憶媒体。
- 請求項8に記載のコンピュータ可読記憶媒体であって、前記少なくとも1つのパフォーマンス目標は遅延要求を含み、前記命令は、最短経路ルーティングを前記複数のチャネルに適用して前記遅延要求をみたすステップをさらに含むことを特徴とするコンピュータ可読記憶媒体。
- ネットワークオンチップ(NoC)内の複数のチャネルの各々の幅を、前記複数のチャネルの各々の少なくとも1つのパフォーマンス目標または前記複数のチャネルの各々の最大データフローに基づいて決定し、前記複数のチャネルのうちの少なくとも1つに前記複数のチャネルのうちの他の少なくとも1つと異なる幅を持たせる幅調整モジュールを含むことを特徴とするシステム。
- 請求項15に記載のシステムであって、前記複数のチャネルのうちの接続されているものの間においてメッセージ再フォーマッタを形成するメッセージ再フォーマッタモジュールをさらに含み、前記メッセージ再フォーマッタが前記複数のチャネルのうちの前記接続されているものの間において1または複数のメッセージのフリットを調整することを特徴とするシステム。
- 請求項16に記載のシステムであって、前記メッセージ再フォーマッタが1または複数のメッセージを調整し、前記NoCの全ての送信元及び送信先端ホストのペアが端末間でのメッセージサイズ及びメッセージフォーマットの一貫性を維持することを特徴とするシステム。
- 請求項15に記載のシステムであって、前記複数のチャネルの各々の前記最大データフローは、前記幅調整モジュールにより、最大データフローアルゴリズムが前記複数のチャネルのデータトラフィックのグラフに適用されることによって判定されることを特徴とするシステム。
- 請求項15に記載のシステムであって、前記幅調整モジュールは、線形計画法を適用して、少なくとも1つの特定のコスト関数を最小化しつつ前記少なくとも1つのパフォーマンス目標を満たす前記幅を決定することによって、前記複数のチャネルの各々の前記幅を決定することを特徴とするシステム。
- 請求項19に記載のシステムであって、前記幅調整モジュールは、仮想チャネル及び物理チャネルパフォーマンス要求を満たす制約のリストを構築することによって線形計画法を適用し、かつ前記制約のリストに基づいて前記少なくとも1つのパフォーマンス目標の各々に対して少なくとも1つの目的関数を導き出すことを特徴とするシステム。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/647,557 | 2012-10-09 | ||
US13/647,557 US8885510B2 (en) | 2012-10-09 | 2012-10-09 | Heterogeneous channel capacities in an interconnect |
PCT/US2013/064140 WO2014059024A1 (en) | 2012-10-09 | 2013-10-09 | Heterogeneous channel capacities in an interconnect |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2016503594A true JP2016503594A (ja) | 2016-02-04 |
JP2016503594A5 JP2016503594A5 (ja) | 2016-10-27 |
JP6093867B2 JP6093867B2 (ja) | 2017-03-08 |
Family
ID=50432583
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015535898A Expired - Fee Related JP6093867B2 (ja) | 2012-10-09 | 2013-10-09 | インターコネクトにおける不均一なチャネル容量 |
Country Status (4)
Country | Link |
---|---|
US (2) | US8885510B2 (ja) |
JP (1) | JP6093867B2 (ja) |
KR (1) | KR101937211B1 (ja) |
WO (1) | WO2014059024A1 (ja) |
Families Citing this family (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9244880B2 (en) | 2012-08-30 | 2016-01-26 | Netspeed Systems | Automatic construction of deadlock free interconnects |
US8885510B2 (en) | 2012-10-09 | 2014-11-11 | Netspeed Systems | Heterogeneous channel capacities in an interconnect |
US8601423B1 (en) | 2012-10-23 | 2013-12-03 | Netspeed Systems | Asymmetric mesh NoC topologies |
US9185026B2 (en) | 2012-12-21 | 2015-11-10 | Netspeed Systems | Tagging and synchronization for fairness in NOC interconnects |
US9253085B2 (en) | 2012-12-21 | 2016-02-02 | Netspeed Systems | Hierarchical asymmetric mesh with virtual routers |
US9774498B2 (en) | 2012-12-21 | 2017-09-26 | Netspeed Systems | Hierarchical asymmetric mesh with virtual routers |
US9007920B2 (en) | 2013-01-18 | 2015-04-14 | Netspeed Systems | QoS in heterogeneous NoC by assigning weights to NoC node channels and using weighted arbitration at NoC nodes |
US9009648B2 (en) | 2013-01-18 | 2015-04-14 | Netspeed Systems | Automatic deadlock detection and avoidance in a system interconnect by capturing internal dependencies of IP cores using high level specification |
US9130856B2 (en) | 2013-01-28 | 2015-09-08 | Netspeed Systems | Creating multiple NoC layers for isolation or avoiding NoC traffic congestion |
US8934377B2 (en) | 2013-03-11 | 2015-01-13 | Netspeed Systems | Reconfigurable NoC for customizing traffic and optimizing performance after NoC synthesis |
US9160627B2 (en) | 2013-04-04 | 2015-10-13 | Netspeed Systems | Multiple heterogeneous NoC layers |
US9571402B2 (en) | 2013-05-03 | 2017-02-14 | Netspeed Systems | Congestion control and QoS in NoC by regulating the injection traffic |
US9185023B2 (en) | 2013-05-03 | 2015-11-10 | Netspeed Systems | Heterogeneous SoC IP core placement in an interconnect to optimize latency and interconnect performance |
US10027433B2 (en) | 2013-06-19 | 2018-07-17 | Netspeed Systems | Multiple clock domains in NoC |
US9781043B2 (en) | 2013-07-15 | 2017-10-03 | Netspeed Systems | Identification of internal dependencies within system components for evaluating potential protocol level deadlocks |
US9471726B2 (en) | 2013-07-25 | 2016-10-18 | Netspeed Systems | System level simulation in network on chip architecture |
US9054977B2 (en) | 2013-08-05 | 2015-06-09 | Netspeed Systems | Automatic NoC topology generation |
US9473388B2 (en) | 2013-08-07 | 2016-10-18 | Netspeed Systems | Supporting multicast in NOC interconnect |
US9223711B2 (en) | 2013-08-13 | 2015-12-29 | Netspeed Systems | Combining associativity and cuckoo hashing |
US9294354B2 (en) | 2013-10-24 | 2016-03-22 | Netspeed Systems | Using multiple traffic profiles to design a network on chip |
US9830265B2 (en) | 2013-11-20 | 2017-11-28 | Netspeed Systems, Inc. | Reuse of directory entries for holding state information through use of multiple formats |
US9158882B2 (en) | 2013-12-19 | 2015-10-13 | Netspeed Systems | Automatic pipelining of NoC channels to meet timing and/or performance |
US9699079B2 (en) | 2013-12-30 | 2017-07-04 | Netspeed Systems | Streaming bridge design with host interfaces and network on chip (NoC) layers |
US9473415B2 (en) | 2014-02-20 | 2016-10-18 | Netspeed Systems | QoS in a system with end-to-end flow control and QoS aware buffer allocation |
US9319232B2 (en) | 2014-04-04 | 2016-04-19 | Netspeed Systems | Integrated NoC for performing data communication and NoC functions |
US9762474B2 (en) | 2014-04-07 | 2017-09-12 | Netspeed Systems | Systems and methods for selecting a router to connect a bridge in the network on chip (NoC) |
US9465902B1 (en) | 2014-04-11 | 2016-10-11 | Altera Corporation | Method and apparatus for designing a system using weighted-cost interconnect synthesis |
WO2015157953A1 (zh) * | 2014-04-17 | 2015-10-22 | 华为技术有限公司 | 基于Mesh结构的点对多点通信方法及通信节点 |
US9558143B2 (en) | 2014-05-09 | 2017-01-31 | Micron Technology, Inc. | Interconnect systems and methods using hybrid memory cube links to send packetized data over different endpoints of a data handling device |
US9244845B2 (en) | 2014-05-12 | 2016-01-26 | Netspeed Systems | System and method for improving snoop performance |
CN105095147B (zh) | 2014-05-21 | 2018-03-13 | 华为技术有限公司 | 片上网络的Flit传输方法及装置 |
US9473359B2 (en) | 2014-06-06 | 2016-10-18 | Netspeed Systems | Transactional traffic specification for network-on-chip design |
US9535848B2 (en) | 2014-06-18 | 2017-01-03 | Netspeed Systems | Using cuckoo movement for improved cache coherency |
US10528682B2 (en) | 2014-09-04 | 2020-01-07 | Netspeed Systems | Automatic performance characterization of a network-on-chip (NOC) interconnect |
US9742630B2 (en) | 2014-09-22 | 2017-08-22 | Netspeed Systems | Configurable router for a network on chip (NoC) |
US9477280B1 (en) | 2014-09-24 | 2016-10-25 | Netspeed Systems | Specification for automatic power management of network-on-chip and system-on-chip |
US10042404B2 (en) | 2014-09-26 | 2018-08-07 | Netspeed Systems | Automatic generation of power management sequence in a SoC or NoC |
US9571341B1 (en) | 2014-10-01 | 2017-02-14 | Netspeed Systems | Clock gating for system-on-chip elements |
US9529400B1 (en) | 2014-10-29 | 2016-12-27 | Netspeed Systems | Automatic power domain and voltage domain assignment to system-on-chip agents and network-on-chip elements |
US9660942B2 (en) | 2015-02-03 | 2017-05-23 | Netspeed Systems | Automatic buffer sizing for optimal network-on-chip design |
US9444702B1 (en) | 2015-02-06 | 2016-09-13 | Netspeed Systems | System and method for visualization of NoC performance based on simulation output |
US9928204B2 (en) | 2015-02-12 | 2018-03-27 | Netspeed Systems, Inc. | Transaction expansion for NoC simulation and NoC design |
US9568970B1 (en) | 2015-02-12 | 2017-02-14 | Netspeed Systems, Inc. | Hardware and software enabled implementation of power profile management instructions in system on chip |
US10348563B2 (en) | 2015-02-18 | 2019-07-09 | Netspeed Systems, Inc. | System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology |
US10050843B2 (en) | 2015-02-18 | 2018-08-14 | Netspeed Systems | Generation of network-on-chip layout based on user specified topological constraints |
US9864728B2 (en) | 2015-05-29 | 2018-01-09 | Netspeed Systems, Inc. | Automatic generation of physically aware aggregation/distribution networks |
US9825809B2 (en) | 2015-05-29 | 2017-11-21 | Netspeed Systems | Dynamically configuring store-and-forward channels and cut-through channels in a network-on-chip |
US10218580B2 (en) * | 2015-06-18 | 2019-02-26 | Netspeed Systems | Generating physically aware network-on-chip design from a physical system-on-chip specification |
US11016742B2 (en) * | 2015-06-24 | 2021-05-25 | Altera Corporation | Channel sizing for inter-kernel communication |
SG10201600224SA (en) * | 2016-01-12 | 2017-08-30 | Huawei Int Pte Ltd | Dedicated ssr pipeline stage of router for express traversal (extra) noc |
US10452124B2 (en) | 2016-09-12 | 2019-10-22 | Netspeed Systems, Inc. | Systems and methods for facilitating low power on a network-on-chip |
US20180159786A1 (en) | 2016-12-02 | 2018-06-07 | Netspeed Systems, Inc. | Interface virtualization and fast path for network on chip |
US10313269B2 (en) | 2016-12-26 | 2019-06-04 | Netspeed Systems, Inc. | System and method for network on chip construction through machine learning |
US10063496B2 (en) | 2017-01-10 | 2018-08-28 | Netspeed Systems Inc. | Buffer sizing of a NoC through machine learning |
US10084725B2 (en) | 2017-01-11 | 2018-09-25 | Netspeed Systems, Inc. | Extracting features from a NoC for machine learning construction |
US10469337B2 (en) | 2017-02-01 | 2019-11-05 | Netspeed Systems, Inc. | Cost management against requirements for the generation of a NoC |
US10298485B2 (en) | 2017-02-06 | 2019-05-21 | Netspeed Systems, Inc. | Systems and methods for NoC construction |
US10983910B2 (en) | 2018-02-22 | 2021-04-20 | Netspeed Systems, Inc. | Bandwidth weighting mechanism based network-on-chip (NoC) configuration |
US10896476B2 (en) | 2018-02-22 | 2021-01-19 | Netspeed Systems, Inc. | Repository of integration description of hardware intellectual property for NoC construction and SoC integration |
US11144457B2 (en) | 2018-02-22 | 2021-10-12 | Netspeed Systems, Inc. | Enhanced page locality in network-on-chip (NoC) architectures |
US10547514B2 (en) | 2018-02-22 | 2020-01-28 | Netspeed Systems, Inc. | Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation |
US11023377B2 (en) | 2018-02-23 | 2021-06-01 | Netspeed Systems, Inc. | Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA) |
US11176302B2 (en) | 2018-02-23 | 2021-11-16 | Netspeed Systems, Inc. | System on chip (SoC) builder |
US10860762B2 (en) * | 2019-07-11 | 2020-12-08 | Intel Corpration | Subsystem-based SoC integration |
US11362939B2 (en) * | 2020-08-31 | 2022-06-14 | Micron Technology, Inc. | Flow control for a multiple flow control unit interface |
US11580044B2 (en) | 2020-08-31 | 2023-02-14 | Micron Technology, Inc. | Network credit return mechanisms |
CN112416852B (zh) * | 2020-12-08 | 2023-11-21 | 海光信息技术股份有限公司 | 环形互连结构路由确定方法及装置 |
US11716278B1 (en) | 2022-01-25 | 2023-08-01 | Bank Of America Corporation | System and method for determining the shortest data transfer path in data communication |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090285222A1 (en) * | 2008-05-15 | 2009-11-19 | International Business Machines Corporation | Network On Chip With Minimum Guaranteed Bandwidth For Virtual Communications Channels |
WO2010110289A1 (ja) * | 2009-03-24 | 2010-09-30 | 日本電気株式会社 | ルータ装置、半導体集積回路装置、ルーティング方法及びプログラム |
WO2011148583A1 (ja) * | 2010-05-27 | 2011-12-01 | パナソニック株式会社 | バス制御装置およびバス制御装置に指示を出力する制御装置 |
WO2012120769A1 (ja) * | 2011-03-09 | 2012-09-13 | パナソニック株式会社 | 中継装置、中継装置の制御方法、およびプログラム |
Family Cites Families (176)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3024995A1 (de) | 1980-07-02 | 1982-01-28 | Philips Patentverwaltung Gmbh, 2000 Hamburg | Ultraschall-untersuchungsanordnung |
JPS5936793A (ja) | 1982-08-18 | 1984-02-29 | 三菱重工業株式会社 | パルプ廃液ソ−ダ回収方法及び装置 |
US4933933A (en) | 1986-12-19 | 1990-06-12 | The California Institute Of Technology | Torus routing chip |
US5742738A (en) | 1988-05-20 | 1998-04-21 | John R. Koza | Simultaneous evolution of the architecture of a multi-part program to solve a problem using architecture altering operations |
US5105424A (en) | 1988-06-02 | 1992-04-14 | California Institute Of Technology | Inter-computer message routing system with each computer having separate routinng automata for each dimension of the network |
US5163016A (en) | 1990-03-06 | 1992-11-10 | At&T Bell Laboratories | Analytical development and verification of control-intensive systems |
US5588152A (en) | 1990-11-13 | 1996-12-24 | International Business Machines Corporation | Advanced parallel processor including advanced support hardware |
JP3147432B2 (ja) | 1991-10-09 | 2001-03-19 | 株式会社日立製作所 | パイプライン処理装置 |
US5355455A (en) | 1991-11-19 | 1994-10-11 | International Business Machines Corporation | Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnected by a bus adaptor |
WO1994009576A1 (en) * | 1992-10-21 | 1994-04-28 | Bell Communications Research, Inc. | A broadband virtual private network service and system |
JP2501169B2 (ja) | 1993-03-18 | 1996-05-29 | 株式会社日立製作所 | 燃料電池及び電解質補給容器及び電解質補給方法 |
US5583990A (en) | 1993-12-10 | 1996-12-10 | Cray Research, Inc. | System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic on each type of virtual channel |
US5859981A (en) | 1995-07-12 | 1999-01-12 | Super P.C., L.L.C. | Method for deadlock-free message passing in MIMD systems using routers and buffers |
US5764740A (en) * | 1995-07-14 | 1998-06-09 | Telefonaktiebolaget Lm Ericsson | System and method for optimal logical network capacity dimensioning with broadband traffic |
US5764741A (en) | 1995-07-21 | 1998-06-09 | Callmanage Ltd. | Least cost rooting system |
US5991308A (en) * | 1995-08-25 | 1999-11-23 | Terayon Communication Systems, Inc. | Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant |
US5961623A (en) | 1996-08-29 | 1999-10-05 | Apple Computer, Inc. | Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system |
US6377543B1 (en) * | 1997-08-13 | 2002-04-23 | Telecommunications Research Laboratories | Path restoration of networks |
US6003029A (en) | 1997-08-22 | 1999-12-14 | International Business Machines Corporation | Automatic subspace clustering of high dimensional data for data mining applications |
US6101181A (en) | 1997-11-17 | 2000-08-08 | Cray Research Inc. | Virtual channel assignment in large torus systems |
KR100250437B1 (ko) | 1997-12-26 | 2000-04-01 | 정선종 | 라운드로빈 중재 및 적응 경로 제어를 수행하는경로제어 장치 |
US6249902B1 (en) | 1998-01-09 | 2001-06-19 | Silicon Perspective Corporation | Design hierarchy-based placement |
US6415282B1 (en) | 1998-04-22 | 2002-07-02 | Nec Usa, Inc. | Method and apparatus for query refinement |
US6711152B1 (en) | 1998-07-06 | 2004-03-23 | At&T Corp. | Routing over large clouds |
US6968514B2 (en) | 1998-09-30 | 2005-11-22 | Cadence Design Systems, Inc. | Block based design methodology with programmable components |
US6674720B1 (en) | 1999-09-29 | 2004-01-06 | Silicon Graphics, Inc. | Age-based network arbitration system and method |
US6356900B1 (en) | 1999-12-30 | 2002-03-12 | Decode Genetics Ehf | Online modifications of relations in multidimensional processing |
US7046633B2 (en) | 2000-09-21 | 2006-05-16 | Avici Systems, Inc. | Router implemented with a gamma graph interconnection network |
CA2359168A1 (en) | 2000-10-25 | 2002-04-25 | John Doucette | Design of meta-mesh of chain sub-networks |
US7000011B1 (en) | 2000-11-06 | 2006-02-14 | Hewlett-Packard Development Company, Lp. | Designing interconnect fabrics |
US6967926B1 (en) | 2000-12-31 | 2005-11-22 | Cisco Technology, Inc. | Method and apparatus for using barrier phases to limit packet disorder in a packet switching system |
EP1370966B1 (en) | 2001-02-24 | 2010-08-25 | International Business Machines Corporation | A novel massively parrallel supercomputer |
GB0118294D0 (en) | 2001-07-27 | 2001-09-19 | Ibm | Method and system for deadlock detection and avoidance |
US6732336B2 (en) | 2001-10-11 | 2004-05-04 | California Institute Of Technology | Method and apparatus for an asynchronous pulse logic circuit |
US20030088602A1 (en) | 2001-11-08 | 2003-05-08 | Koninklijke Philips Electronics N.V. | High-speed computation in arithmetic logic circuit |
US20030145314A1 (en) | 2002-01-31 | 2003-07-31 | Khoa Nguyen | Method of efficient dynamic data cache prefetch insertion |
GB0304628D0 (en) | 2003-02-28 | 2003-04-02 | Imec Inter Uni Micro Electr | Method for hardware-software multitasking on a reconfigurable computing platform |
US7096459B2 (en) | 2002-09-11 | 2006-08-22 | International Business Machines Corporation | Methods and apparatus for root cause identification and problem determination in distributed systems |
US6925627B1 (en) | 2002-12-20 | 2005-08-02 | Conexant Systems, Inc. | Method and apparatus for power routing in an integrated circuit |
WO2004072796A2 (en) | 2003-02-05 | 2004-08-26 | Arizona Board Of Regents | Reconfigurable processing |
US7065730B2 (en) | 2003-04-17 | 2006-06-20 | International Business Machines Corporation | Porosity aware buffered steiner tree construction |
US8020163B2 (en) | 2003-06-02 | 2011-09-13 | Interuniversitair Microelektronica Centrum (Imec) | Heterogeneous multiprocessor network on chip devices, methods and operating systems for control thereof |
US7318214B1 (en) | 2003-06-19 | 2008-01-08 | Invarium, Inc. | System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections |
US7448010B1 (en) | 2003-08-01 | 2008-11-04 | Cadence Design Systems, Inc. | Methods and mechanisms for implementing virtual metal fill |
US7379424B1 (en) | 2003-08-18 | 2008-05-27 | Cray Inc. | Systems and methods for routing packets in multiprocessor computer systems |
US7518990B2 (en) * | 2003-12-26 | 2009-04-14 | Alcatel Lucent Usa Inc. | Route determination method and apparatus for virtually-concatenated data traffic |
KR101125647B1 (ko) | 2004-04-05 | 2012-03-27 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | 시간 슬롯 할당을 위한 집적 회로 및 방법, 및 데이터 처리 시스템 |
US7143221B2 (en) | 2004-06-08 | 2006-11-28 | Arm Limited | Method of arbitrating between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit of a data processing apparatus |
US7583602B2 (en) * | 2004-06-30 | 2009-09-01 | Alcatel-Lucent Usa Inc. | Methods and devices for routing traffic using a configurable access wireless network |
US7219178B2 (en) | 2004-09-30 | 2007-05-15 | Arm Limited | Bus deadlock avoidance |
US7774783B2 (en) | 2004-12-23 | 2010-08-10 | Microsoft Corporation | Method and apparatus for detecting deadlocks |
KR100674933B1 (ko) | 2005-01-06 | 2007-01-26 | 삼성전자주식회사 | 온 칩 버스(On Chip Bus)에서 최적화된코어-타일-스위치(core-tile-switch)맵핑(mapping) 구조를 결정하는 방법 및 그 방법을기록한 컴퓨터로 읽을 수 있는 기록 매체 |
US8059551B2 (en) | 2005-02-15 | 2011-11-15 | Raytheon Bbn Technologies Corp. | Method for source-spoofed IP packet traceback |
JP2006244073A (ja) | 2005-03-02 | 2006-09-14 | Matsushita Electric Ind Co Ltd | 半導体設計装置 |
FR2883116B1 (fr) | 2005-03-08 | 2007-04-13 | Commissariat Energie Atomique | Architecture de communication globalement asynchrone pour systeme sur puce. |
US7853774B1 (en) | 2005-03-25 | 2010-12-14 | Tilera Corporation | Managing buffer storage in a parallel processing environment |
JP2008535435A (ja) | 2005-04-06 | 2008-08-28 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | ネットワーク・オン・チップ環境及び遅延低減方法 |
DE602005009801D1 (de) | 2005-04-11 | 2008-10-30 | St Microelectronics Srl | Ein dynamisch rekonfigurierbares System auf einem Chip, welches eine Vielzahl rekonfigurierbarer Gate-Arrays beinhaltet. |
JP4791530B2 (ja) | 2005-04-13 | 2011-10-12 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 電子デバイス及びフロー制御方法 |
US7965725B2 (en) | 2005-05-31 | 2011-06-21 | Stmicroelectronics, Inc. | Hyper-ring-on-chip (HyRoC) architecture |
US20060281221A1 (en) | 2005-06-09 | 2006-12-14 | Sharad Mehrotra | Enhanced routing grid system and method |
US7509619B1 (en) | 2005-06-22 | 2009-03-24 | Xilinx, Inc. | Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languages |
US7603644B2 (en) | 2005-06-24 | 2009-10-13 | Pulsic Limited | Integrated circuit routing and compaction |
US7343581B2 (en) | 2005-06-27 | 2008-03-11 | Tela Innovations, Inc. | Methods for creating primitive constructed standard cells |
WO2007010461A2 (en) | 2005-07-19 | 2007-01-25 | Koninklijke Philips Electronics N.V. | Electronic device and method of communication resource allocation |
JP3938387B2 (ja) | 2005-08-10 | 2007-06-27 | インターナショナル・ビジネス・マシーンズ・コーポレーション | コンパイラ、制御方法、およびコンパイラ・プログラム |
US7437518B2 (en) | 2005-09-07 | 2008-10-14 | Intel Corporation | Hiding conflict, coherence completion and transaction ID elements of a coherence protocol |
US7693064B2 (en) | 2005-10-24 | 2010-04-06 | Cisco Technology, Inc. | Forwarding packets to a directed acyclic graph destination using link selection based on received link metrics |
JP2007149061A (ja) | 2005-10-31 | 2007-06-14 | Seiko Epson Corp | レイアウトシステムおよびレイアウトプログラム、並びにレイアウト方法 |
US7289933B2 (en) | 2005-11-04 | 2007-10-30 | Synopsys, Inc. | Simulating topography of a conductive material in a semiconductor wafer |
KR100687659B1 (ko) | 2005-12-22 | 2007-02-27 | 삼성전자주식회사 | Axi 프로토콜에 따른 락 오퍼레이션을 제어하는네트워크 인터페이스, 상기 네트워크 인터페이스가 포함된패킷 데이터 통신 온칩 인터커넥트 시스템, 및 상기네트워크 인터페이스의 동작 방법 |
US7904892B2 (en) | 2006-01-06 | 2011-03-08 | Northrop Grumman Corporation | Systems and methods for identifying and displaying dependencies |
US20070244676A1 (en) | 2006-03-03 | 2007-10-18 | Li Shang | Adaptive analysis methods |
US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
US20070256044A1 (en) | 2006-04-26 | 2007-11-01 | Gary Coryer | System and method to power route hierarchical designs that employ macro reuse |
US8924269B2 (en) | 2006-05-13 | 2014-12-30 | Sap Ag | Consistent set of interfaces derived from a business object model |
JP2007311491A (ja) | 2006-05-17 | 2007-11-29 | Toshiba Corp | 半導体集積回路 |
EP1863232A1 (en) | 2006-05-29 | 2007-12-05 | Stmicroelectronics Sa | On-chip bandwidth allocator |
KR100737943B1 (ko) | 2006-09-13 | 2007-07-13 | 삼성전자주식회사 | 네트워크-온-칩 응답 신호 제어 장치 및 그 방법 |
US20080072182A1 (en) | 2006-09-19 | 2008-03-20 | The Regents Of The University Of California | Structured and parameterized model order reduction |
EP2080128A1 (en) | 2006-10-10 | 2009-07-22 | Ecole Polytechnique Federale De Lausanne (Epfl) | Method to design network-on-chip (noc)-based communication systems |
US7502378B2 (en) | 2006-11-29 | 2009-03-10 | Nec Laboratories America, Inc. | Flexible wrapper architecture for tiled networks on a chip |
WO2008080122A2 (en) | 2006-12-22 | 2008-07-03 | The Trustees Of Columbia University In The City Of New York | Systems and method for on-chip data communication |
US9053072B2 (en) | 2007-01-25 | 2015-06-09 | Hewlett-Packard Development Company, L.P. | End node transactions at threshold-partial fullness of storage space |
WO2008126516A1 (ja) * | 2007-04-10 | 2008-10-23 | Naoki Suehiro | 送信方法、送信装置、受信方法及び受信装置 |
JP4888272B2 (ja) | 2007-07-30 | 2012-02-29 | 富士通セミコンダクター株式会社 | ソフトウェアのシミュレーション方法、ソフトウェアのシミュレーションのためのプログラム、及びソフトウェアのシミュレーション装置 |
US7809006B2 (en) | 2007-08-16 | 2010-10-05 | D. E. Shaw Research, Llc | Routing with virtual channels |
US8136071B2 (en) | 2007-09-12 | 2012-03-13 | Neal Solomon | Three dimensional integrated circuits and methods of fabrication |
WO2009033631A1 (en) | 2007-09-13 | 2009-03-19 | Friedrich-Alexander-Universität Erlangen-Nürnberg | Logic chip, method and computer program for providing a configuration information for a configurable logic chip |
US8219342B2 (en) | 2007-09-18 | 2012-07-10 | Nec Laboratories America, Inc. | Variation tolerant network on chip (NoC) with self-calibrating links |
US8099757B2 (en) | 2007-10-15 | 2012-01-17 | Time Warner Cable Inc. | Methods and apparatus for revenue-optimized delivery of content in a network |
US7701252B1 (en) | 2007-11-06 | 2010-04-20 | Altera Corporation | Stacked die network-on-chip for FPGA |
US8261025B2 (en) | 2007-11-12 | 2012-09-04 | International Business Machines Corporation | Software pipelining on a network on chip |
US20110022754A1 (en) | 2007-12-06 | 2011-01-27 | Technion Research & Development Foundation Ltd | Bus enhanced network on chip |
US8407425B2 (en) | 2007-12-28 | 2013-03-26 | Intel Corporation | Obscuring memory access patterns in conjunction with deadlock detection or avoidance |
US8010750B2 (en) | 2008-01-17 | 2011-08-30 | International Business Machines Corporation | Network on chip that maintains cache coherency with invalidate commands |
US8490110B2 (en) | 2008-02-15 | 2013-07-16 | International Business Machines Corporation | Network on chip with a low latency, high bandwidth application messaging interconnect |
US7973804B2 (en) | 2008-03-11 | 2011-07-05 | International Business Machines Corporation | Image processing with highly threaded texture fragment generation |
TWI390869B (zh) * | 2008-04-24 | 2013-03-21 | Univ Nat Taiwan | 網路資源分配系統及方法 |
US8020168B2 (en) | 2008-05-09 | 2011-09-13 | International Business Machines Corporation | Dynamic virtual software pipelining on a network on chip |
US8203938B2 (en) | 2008-05-22 | 2012-06-19 | Level 3 Communications, Llc | Multi-router IGP fate sharing |
US8131944B2 (en) | 2008-05-30 | 2012-03-06 | Intel Corporation | Using criticality information to route cache coherency communications |
US8438578B2 (en) | 2008-06-09 | 2013-05-07 | International Business Machines Corporation | Network on chip with an I/O accelerator |
EP2288086B1 (en) | 2008-06-12 | 2018-03-21 | Panasonic Intellectual Property Management Co., Ltd. | Network monitoring device, bus system monitoring device, method and program |
US8050256B1 (en) | 2008-07-08 | 2011-11-01 | Tilera Corporation | Configuring routing in mesh networks |
JP5581326B2 (ja) | 2008-11-26 | 2014-08-27 | ダンマークス・テクニスケ・ユニヴェルシテット | 生物学の影響を受けたハードウェアセルアーキテクチャ |
US8312402B1 (en) | 2008-12-08 | 2012-11-13 | Cadence Design Systems, Inc. | Method and apparatus for broadband electromagnetic modeling of three-dimensional interconnects embedded in multilayered substrates |
WO2010074872A1 (en) | 2008-12-23 | 2010-07-01 | Transwitch Corporation | System-on-a-chip and multi-chip systems supporting advanced telecommunications and other data processing applications |
US20100158005A1 (en) | 2008-12-23 | 2010-06-24 | Suvhasis Mukhopadhyay | System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication Functions |
US8065433B2 (en) | 2009-01-09 | 2011-11-22 | Microsoft Corporation | Hybrid butterfly cube architecture for modular data centers |
US8285900B2 (en) | 2009-02-17 | 2012-10-09 | The Board Of Regents Of The University Of Texas System | Method and apparatus for congestion-aware routing in a computer interconnection network |
US8275598B2 (en) | 2009-03-02 | 2012-09-25 | International Business Machines Corporation | Software table walk during test verification of a simulated densely threaded network on a chip |
US8661455B2 (en) | 2009-04-21 | 2014-02-25 | International Business Machines Corporation | Performance event triggering through direct interthread communication on a network on chip |
US8412795B2 (en) | 2009-04-29 | 2013-04-02 | Stmicroelectronics S.R.L. | Control device for a system-on-chip and corresponding method |
US8306042B1 (en) | 2009-06-19 | 2012-11-06 | Google Inc. | Class-based deterministic packet routing |
JP4796668B2 (ja) | 2009-07-07 | 2011-10-19 | パナソニック株式会社 | バス制御装置 |
FR2948840B1 (fr) | 2009-07-29 | 2011-09-16 | Kalray | Reseau de communication sur puce avec garantie de service |
US8285912B2 (en) | 2009-08-07 | 2012-10-09 | Arm Limited | Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure |
US8276105B2 (en) | 2009-09-18 | 2012-09-25 | International Business Machines Corporation | Automatic positioning of gate array circuits in an integrated circuit design |
FR2951342B1 (fr) | 2009-10-13 | 2017-01-27 | Arteris Inc | Reseau sur puce a latence nulle |
US8407647B2 (en) | 2009-12-17 | 2013-03-26 | Springsoft, Inc. | Systems and methods for designing and making integrated circuits with consideration of wiring demand ratio |
US20110191774A1 (en) | 2010-02-01 | 2011-08-04 | Yar-Sun Hsu | Noc-centric system exploration platform and parallel application communication mechanism description format used by the same |
US8492886B2 (en) | 2010-02-16 | 2013-07-23 | Monolithic 3D Inc | 3D integrated circuit with logic |
US8541819B1 (en) | 2010-12-09 | 2013-09-24 | Monolithic 3D Inc. | Semiconductor device and structure |
US8379659B2 (en) | 2010-03-29 | 2013-02-19 | Intel Corporation | Performance and traffic aware heterogeneous interconnection network |
KR101077900B1 (ko) | 2010-04-09 | 2011-10-31 | 숭실대학교산학협력단 | 네트워크 효율성을 고려한 SoC 기반 시스템 네트워크에서의 인터페이스 장치의 통신방법 및 그에 의해 통신하는 인터페이스 장치 |
WO2011142087A1 (ja) | 2010-05-12 | 2011-11-17 | パナソニック株式会社 | 中継器およびチップ回路 |
FR2961048B1 (fr) | 2010-06-03 | 2013-04-26 | Arteris Inc | Reseau sur puce avec caracteristiques de qualite-de-service |
US20130080073A1 (en) | 2010-06-11 | 2013-03-28 | Waters Technologies Corporation | Techniques for mass spectrometry peak list computation using parallel processing |
US8352774B2 (en) | 2010-06-23 | 2013-01-08 | King Fahd University Of Petroleum And Minerals | Inter-clock domain data transfer FIFO circuit |
US8196086B2 (en) | 2010-07-21 | 2012-06-05 | Lsi Corporation | Granular channel width for power optimization |
US9396162B2 (en) | 2010-07-22 | 2016-07-19 | John APPLEYARD | Method and apparatus for estimating the state of a system |
JP5543894B2 (ja) | 2010-10-21 | 2014-07-09 | ルネサスエレクトロニクス株式会社 | NoCシステム及び入力切替装置 |
US8738860B1 (en) | 2010-10-25 | 2014-05-27 | Tilera Corporation | Computing in parallel processing environments |
CN102467582B (zh) | 2010-10-29 | 2014-08-13 | 国际商业机器公司 | 一种集成电路设计中优化连线约束的方法和*** |
US8438306B2 (en) | 2010-11-02 | 2013-05-07 | Sonics, Inc. | Apparatus and methods for on layer concurrency in an integrated circuit |
US8705368B1 (en) | 2010-12-03 | 2014-04-22 | Google Inc. | Probabilistic distance-based arbitration |
US9397933B2 (en) | 2010-12-21 | 2016-07-19 | Verizon Patent And Licensing Inc. | Method and system of providing micro-facilities for network recovery |
CN102567277A (zh) | 2010-12-30 | 2012-07-11 | 世意法(北京)半导体研发有限责任公司 | 用于通过片上网络***来降低功耗的方法 |
US8717875B2 (en) | 2011-04-15 | 2014-05-06 | Alcatel Lucent | Condensed core-energy-efficient architecture for WAN IP backbones |
US8793644B2 (en) | 2011-06-02 | 2014-07-29 | Qualcomm Technologies, Inc. | Display and automatic improvement of timing and area in a network-on-chip |
GB2491588A (en) | 2011-06-06 | 2012-12-12 | St Microelectronics Res & Dev | Multiprocessor with different cache coherency protocols between different parts |
JP5603481B2 (ja) | 2011-07-22 | 2014-10-08 | パナソニック株式会社 | 中継装置 |
FR2979444A1 (fr) | 2011-08-23 | 2013-03-01 | Kalray | Reseau sur puce extensible |
US8514889B2 (en) | 2011-08-26 | 2013-08-20 | Sonics, Inc. | Use of common data format to facilitate link width conversion in a router with flexible link widths |
US8798038B2 (en) | 2011-08-26 | 2014-08-05 | Sonics, Inc. | Efficient header generation in packetized protocols for flexible system on chip architectures |
US8711867B2 (en) * | 2011-08-26 | 2014-04-29 | Sonics, Inc. | Credit flow control scheme in a router with flexible link widths utilizing minimal storage |
KR101254706B1 (ko) | 2011-09-27 | 2013-04-15 | 성균관대학교산학협력단 | 3차원 네트워크 온 칩 |
US9213788B2 (en) | 2011-10-25 | 2015-12-15 | Massachusetts Institute Of Technology | Methods and apparatus for constructing and analyzing component-based models of engineering systems |
EP2771797A4 (en) | 2011-10-28 | 2015-08-05 | Univ California | MULTICOUSE COMPUTER PROCESSOR |
US20130117543A1 (en) | 2011-11-04 | 2013-05-09 | Advanced Micro Devices, Inc. | Low overhead operation latency aware scheduler |
US9036482B2 (en) * | 2011-12-08 | 2015-05-19 | The Hong Kong University Of Science And Technology | Bufferless nonblocking networks on chip |
US20130151215A1 (en) | 2011-12-12 | 2013-06-13 | Schlumberger Technology Corporation | Relaxed constraint delaunay method for discretizing fractured media |
JP2013125906A (ja) | 2011-12-15 | 2013-06-24 | Toshiba Corp | フレアマップ計算方法、フレアマップ算出プログラムおよび半導体装置の製造方法 |
ITTO20111180A1 (it) | 2011-12-21 | 2013-06-22 | St Microelectronics Grenoble 2 | Dispositivo di controllo, ad esempio per system-on-chip, e corrispondente procedimento |
US20130174113A1 (en) | 2011-12-30 | 2013-07-04 | Arteris SAS | Floorplan estimation |
US20130191572A1 (en) | 2012-01-23 | 2013-07-25 | Qualcomm Incorporated | Transaction ordering to avoid bus deadlocks |
US9070121B2 (en) | 2012-02-14 | 2015-06-30 | Silver Spring Networks, Inc. | Approach for prioritizing network alerts |
US9111151B2 (en) | 2012-02-17 | 2015-08-18 | National Taiwan University | Network on chip processor with multiple cores and routing method thereof |
US9274960B2 (en) | 2012-03-20 | 2016-03-01 | Stefanos Kaxiras | System and method for simplifying cache coherence using multiple write policies |
US8756541B2 (en) | 2012-03-27 | 2014-06-17 | International Business Machines Corporation | Relative ordering circuit synthesis |
GB2500915B (en) | 2012-04-05 | 2018-03-14 | Stmicroelectronics Grenoble2 Sas | Arrangement and method |
US8635577B2 (en) | 2012-06-01 | 2014-01-21 | International Business Machines Corporation | Timing refinement re-routing |
CN102866971B (zh) | 2012-08-28 | 2015-11-25 | 华为技术有限公司 | 传输数据的装置、***及方法 |
US9244880B2 (en) | 2012-08-30 | 2016-01-26 | Netspeed Systems | Automatic construction of deadlock free interconnects |
US20140092740A1 (en) | 2012-09-29 | 2014-04-03 | Ren Wang | Adaptive packet deflection to achieve fair, low-cost, and/or energy-efficient quality of service in network on chip devices |
US8885510B2 (en) | 2012-10-09 | 2014-11-11 | Netspeed Systems | Heterogeneous channel capacities in an interconnect |
GB2507124A (en) | 2012-10-22 | 2014-04-23 | St Microelectronics Grenoble 2 | Controlling data transmission rates based on feedback from the data recipient |
US8601423B1 (en) | 2012-10-23 | 2013-12-03 | Netspeed Systems | Asymmetric mesh NoC topologies |
US9130856B2 (en) | 2013-01-28 | 2015-09-08 | Netspeed Systems | Creating multiple NoC layers for isolation or avoiding NoC traffic congestion |
US8667439B1 (en) | 2013-02-27 | 2014-03-04 | Netspeed Systems | Automatically connecting SoCs IP cores to interconnect nodes to minimize global latency and reduce interconnect cost |
US8934377B2 (en) | 2013-03-11 | 2015-01-13 | Netspeed Systems | Reconfigurable NoC for customizing traffic and optimizing performance after NoC synthesis |
US9054977B2 (en) | 2013-08-05 | 2015-06-09 | Netspeed Systems | Automatic NoC topology generation |
US9473388B2 (en) | 2013-08-07 | 2016-10-18 | Netspeed Systems | Supporting multicast in NOC interconnect |
US20150109024A1 (en) | 2013-10-22 | 2015-04-23 | Vaughn Timothy Betz | Field Programmable Gate-Array with Embedded Network-on-Chip Hardware and Design Flow |
CA2931976C (en) | 2013-12-09 | 2019-11-12 | The Procter & Gamble Company | Fibrous structures including an active agent and having a graphic printed thereon |
-
2012
- 2012-10-09 US US13/647,557 patent/US8885510B2/en not_active Expired - Fee Related
-
2013
- 2013-10-09 WO PCT/US2013/064140 patent/WO2014059024A1/en active Application Filing
- 2013-10-09 KR KR1020157008705A patent/KR101937211B1/ko active IP Right Grant
- 2013-10-09 JP JP2015535898A patent/JP6093867B2/ja not_active Expired - Fee Related
-
2014
- 2014-10-21 US US14/519,639 patent/US10355996B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090285222A1 (en) * | 2008-05-15 | 2009-11-19 | International Business Machines Corporation | Network On Chip With Minimum Guaranteed Bandwidth For Virtual Communications Channels |
WO2010110289A1 (ja) * | 2009-03-24 | 2010-09-30 | 日本電気株式会社 | ルータ装置、半導体集積回路装置、ルーティング方法及びプログラム |
WO2011148583A1 (ja) * | 2010-05-27 | 2011-12-01 | パナソニック株式会社 | バス制御装置およびバス制御装置に指示を出力する制御装置 |
WO2012120769A1 (ja) * | 2011-03-09 | 2012-09-13 | パナソニック株式会社 | 中継装置、中継装置の制御方法、およびプログラム |
Also Published As
Publication number | Publication date |
---|---|
US20140098683A1 (en) | 2014-04-10 |
JP6093867B2 (ja) | 2017-03-08 |
US20170063693A1 (en) | 2017-03-02 |
US8885510B2 (en) | 2014-11-11 |
KR101937211B1 (ko) | 2019-01-11 |
US10355996B2 (en) | 2019-07-16 |
KR20150140265A (ko) | 2015-12-15 |
WO2014059024A1 (en) | 2014-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6093867B2 (ja) | インターコネクトにおける不均一なチャネル容量 | |
US10084692B2 (en) | Streaming bridge design with host interfaces and network on chip (NoC) layers | |
JP6158860B2 (ja) | Dragonflyプロセッサ相互接続ネットワークにおける革新的な適応型ルーティング | |
US9569579B1 (en) | Automatic pipelining of NoC channels to meet timing and/or performance | |
US8819616B2 (en) | Asymmetric mesh NoC topologies | |
US9660942B2 (en) | Automatic buffer sizing for optimal network-on-chip design | |
JP5860670B2 (ja) | Dragonflyプロセッサ相互接続ネットワークにおけるテーブル駆動型ルーティング | |
US9007920B2 (en) | QoS in heterogeneous NoC by assigning weights to NoC node channels and using weighted arbitration at NoC nodes | |
US9160627B2 (en) | Multiple heterogeneous NoC layers | |
US20150117261A1 (en) | Using multiple traffic profiles to design a network on chip | |
US9185026B2 (en) | Tagging and synchronization for fairness in NOC interconnects | |
US10063496B2 (en) | Buffer sizing of a NoC through machine learning | |
US11121979B2 (en) | Dynamic scheduling method, apparatus, and system | |
CN116915708A (zh) | 路由数据包的方法、处理器及可读存储介质 | |
WO2018072690A1 (zh) | 用于测量网络路径的方法、装置和*** | |
US10469338B2 (en) | Cost management against requirements for the generation of a NoC | |
US9864728B2 (en) | Automatic generation of physically aware aggregation/distribution networks | |
US9762474B2 (en) | Systems and methods for selecting a router to connect a bridge in the network on chip (NoC) | |
US20180198682A1 (en) | Strategies for NoC Construction Using Machine Learning | |
Sankar et al. | Back-Pressure Algorithm Using Shadow Queues in Communication Networks |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151116 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160831 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160831 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20160831 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20161018 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20161025 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20161207 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20170117 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20170213 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6093867 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |