JP2015103655A - ウエーハの加工方法 - Google Patents
ウエーハの加工方法 Download PDFInfo
- Publication number
- JP2015103655A JP2015103655A JP2013242960A JP2013242960A JP2015103655A JP 2015103655 A JP2015103655 A JP 2015103655A JP 2013242960 A JP2013242960 A JP 2013242960A JP 2013242960 A JP2013242960 A JP 2013242960A JP 2015103655 A JP2015103655 A JP 2015103655A
- Authority
- JP
- Japan
- Prior art keywords
- wafer
- resin
- frame body
- planned
- liquid resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000003672 processing method Methods 0.000 title claims abstract description 19
- 229920005989 resin Polymers 0.000 claims abstract description 75
- 239000011347 resin Substances 0.000 claims abstract description 75
- 239000007788 liquid Substances 0.000 claims abstract description 34
- 238000000034 method Methods 0.000 claims abstract description 28
- 238000005192 partition Methods 0.000 claims abstract description 22
- 238000001020 plasma etching Methods 0.000 claims abstract description 16
- 238000000576 coating method Methods 0.000 claims description 22
- 230000000873 masking effect Effects 0.000 claims description 21
- 239000011248 coating agent Substances 0.000 claims description 14
- 238000005530 etching Methods 0.000 claims description 11
- 238000002360 preparation method Methods 0.000 claims description 7
- 235000012431 wafers Nutrition 0.000 abstract 6
- 239000004065 semiconductor Substances 0.000 description 41
- 238000005520 cutting process Methods 0.000 description 13
- 238000004891 communication Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000007711 solidification Methods 0.000 description 3
- 230000008023 solidification Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000005452 bending Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910018503 SF6 Inorganic materials 0.000 description 1
- 239000011149 active material Substances 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 1
- 229960000909 sulfur hexafluoride Drugs 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/6715—Apparatus for applying a liquid, a resin, an ink or the like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
- H01L21/3043—Making grooves, e.g. cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54493—Peripheral marks on wafers, e.g. orientation flats, notches, lot number
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Dicing (AREA)
- Plasma & Fusion (AREA)
Abstract
【解決手段】分割予定ライン21に対応して格子状に形成された仕切り部31を備えた枠体3を準備し、ウエーハ2の表面または裏面に液状樹脂を敷設するとともに枠体の仕切り部を分割予定ラインに対応して位置付けることにより、ウエーハの表面または裏面における分割予定ラインに対応する領域以外の領域を液状樹脂で被覆し、液状樹脂を固化して枠体を除去することにより分割予定ラインに対応する領域以外の領域を樹脂膜500でマスキングし、プラズマエッチングすることにより個々のデバイスに分割する。枠体には、固化した樹脂の付着を防止する離型処理が施されている。
【選択図】図5
Description
分割予定ラインに対応して格子状に形成された仕切り部を備えた枠体を準備する枠体準備工程と、
ウエーハの表面または裏面に液状樹脂を敷設するとともに該枠体の仕切り部を分割予定ラインに対応して位置付けることにより、ウエーハの表面または裏面における分割予定ラインに対応する領域以外の領域を液状樹脂で被覆する樹脂被覆工程と、
該樹脂被覆工程が実施されたウエーハの表面または裏面に被覆された液状樹脂を固化して該枠体を除去することにより、分割予定ラインに対応する領域以外の領域をマスキングするマスキング工程と、
該マスキング工程が実施されたウエーハをプラズマエッチングすることにより、分割予定ラインに沿って個々のデバイスに分割するエッチング工程と、を含み、
該枠体準備工程において準備される該枠体は、固化した樹脂の付着を防止する離型処理が施されている、
ことを特徴とするウエーハの加工方法が提供される。
21:分割予定ライン
22:デバイス
3:枠体
4:保持テーブル
5:液状樹脂供給ノズル
6:加熱ヒーター
7:プラズマエッチング装置
72:下部電極
73:上部電極
74:高周波電圧印加手段
75:ガス供給手段
Claims (1)
- 表面に格子状に形成された分割予定ラインによって区画された複数の領域にデバイスが形成されたウエーハを分割予定ラインに沿って分割するウエーハの加工方法であって、
分割予定ラインに対応して格子状に形成された仕切り部を備えた枠体を準備する枠体準備工程と、
ウエーハの表面または裏面に液状樹脂を敷設するとともに該枠体を分割予定ラインに対応して位置付けることにより、ウエーハの表面または裏面における分割予定ラインに対応する領域以外の領域を液状樹脂で被覆する樹脂被覆工程と、
該樹脂被覆工程が実施されたウエーハの表面または裏面に被覆された液状樹脂を固化して該枠体を除去することにより、分割予定ラインに対応する領域以外の領域をマスキングするマスキング工程と、
該マスキング工程が実施されたウエーハをプラズマエッチングすることにより、分割予定ラインに沿って個々のデバイスに分割するエッチング工程と、を含み、
該枠体準備工程において準備される該枠体は、固化した樹脂の付着を防止する離型処理が施されている、
ことを特徴とするウエーハの加工方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013242960A JP6242668B2 (ja) | 2013-11-25 | 2013-11-25 | ウエーハの加工方法 |
US14/549,823 US9112019B2 (en) | 2013-11-25 | 2014-11-21 | Wafer processing utilizing a frame with a plurality of partitions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013242960A JP6242668B2 (ja) | 2013-11-25 | 2013-11-25 | ウエーハの加工方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2015103655A true JP2015103655A (ja) | 2015-06-04 |
JP6242668B2 JP6242668B2 (ja) | 2017-12-06 |
Family
ID=53183013
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013242960A Active JP6242668B2 (ja) | 2013-11-25 | 2013-11-25 | ウエーハの加工方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US9112019B2 (ja) |
JP (1) | JP6242668B2 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107309555A (zh) * | 2016-04-27 | 2017-11-03 | 株式会社迪思科 | 晶片的加工方法 |
JP2018113389A (ja) * | 2017-01-13 | 2018-07-19 | 株式会社ディスコ | 加工方法 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10643951B2 (en) * | 2017-07-14 | 2020-05-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Mini identification mark in die-less region of semiconductor wafer |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006108428A (ja) * | 2004-10-06 | 2006-04-20 | Disco Abrasive Syst Ltd | ウェーハの分割方法 |
JP2006210577A (ja) * | 2005-01-27 | 2006-08-10 | Disco Abrasive Syst Ltd | ウェーハの分割方法 |
JP2006289519A (ja) * | 2005-04-06 | 2006-10-26 | Hitachi Industrial Equipment Systems Co Ltd | ナノプリント金型、その製造方法及びこの金型を用いたナノプリント装置並びにナノプリント方法 |
JP2013175671A (ja) * | 2012-02-27 | 2013-09-05 | Dainippon Printing Co Ltd | ナノインプリント用レプリカテンプレートの製造方法及びレプリカテンプレート |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040038442A1 (en) * | 2002-08-26 | 2004-02-26 | Kinsman Larry D. | Optically interactive device packages and methods of assembly |
US7645635B2 (en) * | 2004-08-16 | 2010-01-12 | Micron Technology, Inc. | Frame structure and semiconductor attach process for use therewith for fabrication of image sensor packages and the like, and resulting packages |
JP2006120834A (ja) | 2004-10-21 | 2006-05-11 | Disco Abrasive Syst Ltd | ウェーハの分割方法 |
US20090298300A1 (en) * | 2008-05-09 | 2009-12-03 | Applied Materials, Inc. | Apparatus and Methods for Hyperbaric Rapid Thermal Processing |
JP2012195388A (ja) * | 2011-03-15 | 2012-10-11 | Toshiba Corp | 半導体装置の製造方法及び半導体装置 |
-
2013
- 2013-11-25 JP JP2013242960A patent/JP6242668B2/ja active Active
-
2014
- 2014-11-21 US US14/549,823 patent/US9112019B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006108428A (ja) * | 2004-10-06 | 2006-04-20 | Disco Abrasive Syst Ltd | ウェーハの分割方法 |
JP2006210577A (ja) * | 2005-01-27 | 2006-08-10 | Disco Abrasive Syst Ltd | ウェーハの分割方法 |
JP2006289519A (ja) * | 2005-04-06 | 2006-10-26 | Hitachi Industrial Equipment Systems Co Ltd | ナノプリント金型、その製造方法及びこの金型を用いたナノプリント装置並びにナノプリント方法 |
JP2013175671A (ja) * | 2012-02-27 | 2013-09-05 | Dainippon Printing Co Ltd | ナノインプリント用レプリカテンプレートの製造方法及びレプリカテンプレート |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107309555A (zh) * | 2016-04-27 | 2017-11-03 | 株式会社迪思科 | 晶片的加工方法 |
CN107309555B (zh) * | 2016-04-27 | 2020-10-09 | 株式会社迪思科 | 晶片的加工方法 |
JP2018113389A (ja) * | 2017-01-13 | 2018-07-19 | 株式会社ディスコ | 加工方法 |
Also Published As
Publication number | Publication date |
---|---|
JP6242668B2 (ja) | 2017-12-06 |
US20150147870A1 (en) | 2015-05-28 |
US9112019B2 (en) | 2015-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4285455B2 (ja) | 半導体チップの製造方法 | |
US9236264B2 (en) | Wafer processing method | |
JP2017041574A (ja) | ウエーハの加工方法 | |
JP2018041765A (ja) | ウエーハの加工方法 | |
JP2009176793A (ja) | ウエーハの分割方法 | |
JP6377449B2 (ja) | ウエーハの分割方法 | |
JP6242668B2 (ja) | ウエーハの加工方法 | |
KR20110128232A (ko) | 웨이퍼의 가공 방법 | |
JP2019009371A (ja) | 半導体パッケージ、半導体パッケージの形成方法 | |
JP6148160B2 (ja) | ウエーハの加工方法 | |
US20180204818A1 (en) | Manufacturing method for package device | |
JP6314047B2 (ja) | ウエーハの加工方法 | |
JP7037412B2 (ja) | ウエーハの加工方法 | |
JP6965126B2 (ja) | 被加工物の加工方法 | |
JP6594153B2 (ja) | ウエーハの加工方法 | |
JP2016058578A (ja) | 分割方法 | |
JP2015216234A (ja) | エッチング方法 | |
JP7292146B2 (ja) | レーザー加工条件選定方法 | |
TW201812880A (zh) | 晶圓的加工方法 | |
JP2021027183A (ja) | チップの製造方法 | |
JP6573803B2 (ja) | 半導体ウエーハの分割方法 | |
JP2016025267A (ja) | ウェーハの加工方法 | |
JP2016004861A (ja) | 貫通基板の形成方法 | |
JP2013222849A (ja) | ウエーハの加工歪除去方法 | |
JP2016105442A (ja) | ウエーハの加工方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20160916 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20170418 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170420 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170614 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20171017 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20171108 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6242668 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |