JP2007191731A - Plated wiring board and electroless plating method - Google Patents

Plated wiring board and electroless plating method Download PDF

Info

Publication number
JP2007191731A
JP2007191731A JP2006008366A JP2006008366A JP2007191731A JP 2007191731 A JP2007191731 A JP 2007191731A JP 2006008366 A JP2006008366 A JP 2006008366A JP 2006008366 A JP2006008366 A JP 2006008366A JP 2007191731 A JP2007191731 A JP 2007191731A
Authority
JP
Japan
Prior art keywords
catalyst layer
plating film
copper
wiring board
palladium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006008366A
Other languages
Japanese (ja)
Other versions
JP4955274B2 (en
Inventor
Kenichi Mimori
健一 三森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP2006008366A priority Critical patent/JP4955274B2/en
Publication of JP2007191731A publication Critical patent/JP2007191731A/en
Application granted granted Critical
Publication of JP4955274B2 publication Critical patent/JP4955274B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Manufacturing Of Printed Wiring (AREA)
  • Chemically Coating (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method where a plating film can be surely adhered to a transparent base material without performing roughening treatment to the face to be treated in the transparent base material by fitting a small and sufficient amount of a catalyst layer to the transparent base material, and further, a plated wiring board having high transmissivity and satisfactory optical properties can be formed even without removing a catalyst layer in a plating film non-formed part, and to provide a wiring board. <P>SOLUTION: The electroless plating method comprises: a tin treatment stage where a transparent base material 2 is brought into contact with a tin compound; a copper treatment stage where, after the tin treatment stage, the transparent base material 2 is brought into contact with a copper compound; a palladium treatment stage where, after the copper treatment stage, the transparent base material 2 is brought into contact with a palladium compound to form a catalyst layer 5; and a plating treatment stage where a copper plating film 3 with an optional pattern is formed on the catalyst layer 5. The coating weight of the palladium compound in the catalyst layer 5 is controlled to 1×10<SP>13</SP>to 5×10<SP>14</SP>atms/cm<SP>2</SP>, and the surface height of a resist 8 formed on the plating film non-formed part 7 and the surface height of the copper plating film 3 are formed so as to be the same height position. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は、めっき配線基板および無電解めっき方法に係り、特に、透明基材に対して任意のパターンのめっき膜が形成されためっき配線基板およびこのめっき配線基板を形成する無電解めっき方法に関する。   The present invention relates to a plated wiring board and an electroless plating method, and more particularly to a plated wiring board in which a plating film having an arbitrary pattern is formed on a transparent substrate and an electroless plating method for forming the plated wiring board.

一般に、例えば表示パネルのパネル基板を構成するめっき配線基板の基材として、光を透過するガラスや樹脂材料等からなる透明基材が用いられており、従来より、この透明基材に任意のパターンのめっき膜を形成する方法として、無電解めっき方法が知られている。   In general, for example, a transparent substrate made of glass or a resin material that transmits light is used as a substrate of a plated wiring substrate that constitutes a panel substrate of a display panel. Conventionally, an arbitrary pattern is formed on the transparent substrate. As a method for forming the plating film, an electroless plating method is known.

この無電解めっき方法は、例えば、粗面化処理されたガラス等からなる透明基材を塩化錫水溶液および塩化パラジウム水溶液に浸漬させて、透明基材に触媒層を形成した後、触媒層の表面におけるめっき膜が形成されない非めっき膜形成部にレジストを形成して、めっき膜が形成されるめっき膜形成部の触媒層を露出させる。続いて、透明基材を、銅めっき液に浸漬させて、触媒層上に銅めっき膜を形成する。これにより、透明基材に任意のパターンの銅めっき膜によってめっき配線が形成されためっき配線基板を形成していた(例えば、特許文献1参照)。   In this electroless plating method, for example, a transparent substrate made of roughened glass or the like is immersed in an aqueous tin chloride solution and an aqueous palladium chloride solution to form a catalyst layer on the transparent substrate, and then the surface of the catalyst layer A resist is formed on the non-plated film forming portion where the plating film is not formed in the step, and the catalyst layer of the plated film forming portion where the plated film is formed is exposed. Subsequently, the transparent base material is immersed in a copper plating solution to form a copper plating film on the catalyst layer. Thereby, the plating wiring board by which the plating wiring was formed in the transparent base material by the copper plating film of arbitrary patterns was formed (for example, refer patent document 1).

この従来の無電解めっき方法によれば、透明基材に対するめっき膜の密着力を向上させるため、触媒層を形成する前に、透明基材における銅めっき膜が形成される被処理面に粗面化処理を行うようになっている。   According to this conventional electroless plating method, in order to improve the adhesion of the plating film to the transparent substrate, the surface to be treated on which the copper plating film is formed on the transparent substrate is roughened before the catalyst layer is formed. It is designed to perform processing.

しかし、前述のように透明基材の被処理面に粗面化処理を施した場合、被処理面に形成された凹凸によって被処理面の表面積が大きくなり、触媒層における触媒の付着量が多くなってしまう。このように触媒層が過度に付着してしまうと、触媒層が褐色に着色されてしまうこととなる。   However, when the surface to be treated of the transparent substrate is roughened as described above, the surface area of the surface to be treated is increased due to the unevenness formed on the surface to be treated, and the amount of catalyst adhering to the catalyst layer is large. turn into. If the catalyst layer adheres excessively in this way, the catalyst layer will be colored brown.

そして、触媒層が着色されてしまうと、めっき配線基板の透過率が低下して光学的特性が低下してしまうので、このようなめっき配線基板は、光を透過させて利用する表示パネルのパネル基板等として利用することができなくなってしまう。このため、このようなめっき配線基板をパネル基板として利用するには、非めっき膜形成部の触媒層をエッチング等により除去しなければならず、めっき配線基板の形成工程が増加してしまうという問題を有していた。   And if the catalyst layer is colored, the transmittance of the plated wiring board is lowered and the optical characteristics are lowered. Therefore, such a plated wiring board is a panel of a display panel that transmits light and uses it. It cannot be used as a substrate or the like. For this reason, in order to use such a plated wiring substrate as a panel substrate, the catalyst layer in the non-plated film forming portion must be removed by etching or the like, which increases the number of steps for forming the plated wiring substrate. Had.

一方、触媒層が褐色に着色しないようにするために、触媒層の付着量を少なくすることも考えられるが、従来の方法によって触媒層を形成し、この触媒層を核としてめっき膜を形成しようとした場合、透明基材の被処理面は粗面化されて表面積が大きいため、ミクロに観察した場合の触媒密度が低下し、めっき反応が開始しなかったり、めっき厚のばらつきが大きくなったりしてしまう。また、表面積を小さくして十分な触媒密度となるように粗面化を行わない場合、アンカー効果が失われ、透明基材に対するめっき膜の密着力が低下してしまうこととなる。   On the other hand, in order to prevent the catalyst layer from being colored brown, it is conceivable to reduce the amount of the catalyst layer attached. However, a catalyst layer is formed by a conventional method, and a plating film is formed using this catalyst layer as a nucleus. In this case, the surface to be treated of the transparent substrate is roughened and has a large surface area, so the catalyst density when observed microscopically decreases, the plating reaction does not start, and the variation in plating thickness increases. Resulting in. In addition, when the surface is not roughened so that the surface area is reduced to obtain a sufficient catalyst density, the anchor effect is lost and the adhesion of the plating film to the transparent substrate is reduced.

また、透明基材の被処理面に粗面化処理が施されると、被処理面における凹凸によって透明基材を透過する照射光が拡散されてしまう結果、めっき配線基板の光学的特性が低下してしまうおそれがある。そして、このような光学的特性が低いめっき配線基板は、非めっき膜形成部の触媒層を除去した場合であっても、表示パネルのパネル基板に利用することができなかった。   In addition, when the surface to be processed of the transparent base material is roughened, irradiation light transmitted through the transparent base material is diffused by unevenness on the surface to be processed, resulting in a decrease in the optical characteristics of the plated wiring board. There is a risk of it. Such a plated wiring board having low optical characteristics cannot be used for a panel substrate of a display panel even when the catalyst layer in the non-plated film forming portion is removed.

特開2002−252445号JP 2002-252445 A

本発明はこれらの点に鑑みてなされたものであり、透明基材の被処理面に粗面化処理を施すことなく、少量かつ十分の量の触媒層を透明基材に付着させることにより、透明基材に対してめっき膜を確実に密着させることができるとともに、非めっき膜形成部において触媒層を除去しなくても透過率がよく光学的特性が良好なめっき配線基板および無電解めっき方法を提供することを目的とする。   The present invention has been made in view of these points, and by applying a small amount and a sufficient amount of a catalyst layer to the transparent substrate without subjecting the surface to be treated of the transparent substrate to a roughening treatment, A plated wiring board and an electroless plating method capable of securely adhering the plating film to the transparent substrate and having good transmittance and good optical characteristics without removing the catalyst layer in the non-plating film forming part The purpose is to provide.

前記目的を達成するため、本発明に係るめっき配線基板の特徴は、透明基材と、前記透明基材の被処理面に形成された触媒層と、前記触媒層上に任意のパターンに形成されためっき膜とを有するめっき配線基板であって、前記触媒層は、錫化合物、銅化合物、パラジウム化合物を用いて形成されている点にある。   In order to achieve the above object, the features of the plated wiring board according to the present invention include a transparent base material, a catalyst layer formed on a surface to be treated of the transparent base material, and an arbitrary pattern formed on the catalyst layer. The catalyst layer is formed using a tin compound, a copper compound, and a palladium compound.

この本発明に係るめっき配線基板によれば、錫化合物、銅化合物、およびパラジウム化合物を用いて触媒層を形成することにより、透明基材に対して密着力が高いめっき膜を形成することができる。このため、透明基材の被処理面に粗面化処理を施すことなく、めっき膜を形成することができるので、透明基材に触媒層が過度に付着してしまうのを防止することができ、これにより、触媒層が着色してしまうのを防止することができる。さらに、銅化合物を用いて触媒層を形成することにより触媒粒子が微粒化し、触媒層が褐色に着色してしまうことが抑えられる。   According to the plated wiring board of the present invention, a plating film having high adhesion to a transparent substrate can be formed by forming a catalyst layer using a tin compound, a copper compound, and a palladium compound. . For this reason, since the plating film can be formed without subjecting the surface to be treated of the transparent substrate to a roughening treatment, it is possible to prevent the catalyst layer from being excessively attached to the transparent substrate. Thus, the catalyst layer can be prevented from being colored. Furthermore, it is possible to suppress the catalyst particles from being atomized and forming the catalyst layer brown by forming the catalyst layer using a copper compound.

本発明に係る他のめっき配線基板の特徴は、前記触媒層におけるパラジウム化合物の付着量が、1×1013〜5×1014atms/cmである点にある。 Another feature of the plated wiring board according to the present invention is that the amount of palladium compound deposited on the catalyst layer is 1 × 10 13 to 5 × 10 14 atms / cm 2 .

この本発明に係るめっき配線基板によれば、めっき配線間の絶縁性を十分に確保することができる。これとともに、触媒層におけるパラジウム化合物の付着量を1×1013atms/cm以上とすることにより、確実に触媒層を核としてめっき膜を形成することができ、5×1014atms/cm以下とすることにより、触媒層が褐色に着色してしまうことを確実に防止することができる。 According to the plated wiring board according to the present invention, sufficient insulation between the plated wirings can be secured. At the same time, by setting the adhesion amount of the palladium compound in the catalyst layer to 1 × 10 13 atms / cm 2 or more, it is possible to reliably form a plating film with the catalyst layer as a nucleus, and 5 × 10 14 atms / cm 2. By making it below, it is possible to reliably prevent the catalyst layer from being colored brown.

本発明に係る他のめっき配線基板の特徴は、前記錫化合物が塩化錫を含み、前記パラジウム化合物が塩化パラジウムを含む点にある。   Another feature of the plated wiring board according to the present invention is that the tin compound contains tin chloride and the palladium compound contains palladium chloride.

この本発明に係るめっき配線基板によれば、塩化錫および塩化パラジウムが溶液中で安定であることから、錫化合物とパラジウム化合物をそれぞれ安定して付与することが可能となり、良好なめっき配線基板を得ることができる。   According to the plated wiring board according to the present invention, since tin chloride and palladium chloride are stable in a solution, it becomes possible to stably apply a tin compound and a palladium compound, respectively. Obtainable.

本発明に係る他のめっき配線基板の特徴は、前記銅化合物が硫酸銅を含む点にある。   Another feature of the plated wiring board according to the present invention is that the copper compound contains copper sulfate.

この本発明に係るめっき配線基板によれば、銅処理の際に錫化合物が銅化合物溶液に溶出することなく、触媒を安定して付与することが可能となり、良好なめっき配線基板を得ることができる。   According to the plated wiring board according to the present invention, it becomes possible to stably apply the catalyst without eluting the tin compound into the copper compound solution during the copper treatment, and to obtain a good plated wiring board. it can.

本発明に係る他のめっき配線基板の特徴は、前記触媒層上における前記めっき膜が形成されない非めっき膜形成部に透明材料からなるレジストが形成された点にある。   Another feature of the plated wiring board according to the present invention is that a resist made of a transparent material is formed on a non-plated film forming portion where the plated film is not formed on the catalyst layer.

この本発明に係るめっき配線基板によれば、レジストが透明材料であり、触媒層が着色していないため、透明基材の光学特性を損なわないめっき配線基板を容易に作成可能となる。   According to the plated wiring board according to the present invention, since the resist is a transparent material and the catalyst layer is not colored, a plated wiring board that does not impair the optical properties of the transparent base material can be easily produced.

本発明に係る他のめっき配線基板の特徴は、前記レジストの表面高さと前記めっき膜の表面高さとが同一高さ位置である点にある。   Another feature of the plated wiring board according to the present invention is that the surface height of the resist and the surface height of the plating film are at the same height position.

この本発明に係るめっき配線基板によれば、めっき配線基板における銅めっき膜が形成された表面を平坦に形成することができる。このため、めっき配線基板の表面に例えばトランジスタ等を形成する場合に、レジストおよび触媒層を除去することによって表面に段差が形成されているめっき配線基板を用いる場合と比較して、ゲート絶縁膜を薄く形成することができるので、トランジスタが形成されためっき配線基板全体の厚みを薄く形成することができる。また、レジストおよび触媒層を除去することによってめっき配線基板の表面に段差が形成されると、この段差部においてめっき膜により形成されためっき配線の絶縁劣化が発生するおそれがあるが、めっき配線基板の表面を平坦に形成することにより、めっき配線の絶縁劣化の発生を防止することができる。   According to the plated wiring board according to the present invention, the surface of the plated wiring board on which the copper plating film is formed can be formed flat. For this reason, when forming a transistor or the like on the surface of the plated wiring substrate, the gate insulating film is formed in comparison with the case of using a plated wiring substrate in which a step is formed on the surface by removing the resist and the catalyst layer. Since it can be formed thin, the entire thickness of the plated wiring board on which the transistor is formed can be formed thin. In addition, if a step is formed on the surface of the plated wiring board by removing the resist and the catalyst layer, there is a risk that insulation deterioration of the plated wiring formed by the plating film may occur at the stepped portion. By forming the surface of the substrate flat, it is possible to prevent the insulation deterioration of the plated wiring.

また、本発明に係る無電解めっき方法の特徴は、透明基材に、錫化合物を接触させる錫処理工程と、前記錫処理工程の後、前記透明基材に銅化合物を接触させる銅処理工程と、前記銅処理工程の後、前記透明基材にパラジウム化合物を接触させて触媒層を形成するパラジウム処理工程と、前記触媒層上に任意のパターンのめっき膜を形成するめっき処理工程とを有する点にある。   Moreover, the characteristics of the electroless plating method according to the present invention include a tin treatment step in which a tin compound is brought into contact with a transparent substrate, and a copper treatment step in which a copper compound is brought into contact with the transparent substrate after the tin treatment step. And, after the copper treatment step, a palladium treatment step in which a palladium compound is brought into contact with the transparent substrate to form a catalyst layer, and a plating treatment step in which a plating film of an arbitrary pattern is formed on the catalyst layer It is in.

この本発明に係る無電解めっき方法によれば、錫化合物、銅化合物、およびパラジウム化合物を用いて触媒層を形成することにより、透明基材に対して密着力が高い触媒層を形成することができる。このため、透明基材の被処理面に粗面化処理を施すことなく、触媒層を形成することができるので、透明基材に触媒層が過度に付着してしまうのを防止することができ、これにより、触媒層が着色してしまうのを防止することができる。さらに、銅化合物を用いて触媒層を形成することにより触媒粒子が微粒化し、触媒層が褐色に着色してしまうことが抑えられる。   According to the electroless plating method of the present invention, a catalyst layer having high adhesion to a transparent substrate can be formed by forming a catalyst layer using a tin compound, a copper compound, and a palladium compound. it can. For this reason, since the catalyst layer can be formed without subjecting the surface to be treated of the transparent substrate to a roughening treatment, it is possible to prevent the catalyst layer from adhering excessively to the transparent substrate. Thus, the catalyst layer can be prevented from being colored. Furthermore, it is possible to suppress the catalyst particles from being atomized and forming the catalyst layer brown by forming the catalyst layer using a copper compound.

本発明に係る他の無電解めっき方法の特徴は、前記触媒層におけるパラジウム化合物の付着量が、1×1013〜5×1014atms/cmである点にある。 The other electroless plating method according to the present invention is characterized in that the amount of palladium compound deposited on the catalyst layer is 1 × 10 13 to 5 × 10 14 atms / cm 2 .

この本発明に係る無電解めっき方法によれば、めっき配線間の絶縁性を十分に確保することができる。これとともに、触媒層におけるパラジウム化合物の付着量を1×1013atms/cm以上とすることにより、確実に触媒層を核としてめっき膜を形成することができ、5×1014atms/cm以下とすることにより、触媒層が褐色に着色してしまうことを確実に防止することができる。 According to the electroless plating method according to the present invention, sufficient insulation between the plated wirings can be ensured. At the same time, by setting the adhesion amount of the palladium compound in the catalyst layer to 1 × 10 13 atoms / cm 2 or more, it is possible to reliably form a plating film with the catalyst layer as a nucleus, and 5 × 10 14 atoms / cm 2. By making it below, it is possible to reliably prevent the catalyst layer from being colored brown.

本発明に係る他の無電解めっき方法の特徴は、前記錫化合物が塩化錫を含み、前記パラジウム化合物が塩化パラジウムを含む点にある。   The other electroless plating method according to the present invention is characterized in that the tin compound contains tin chloride and the palladium compound contains palladium chloride.

この本発明に係る無電解めっき方法によれば、塩化錫および塩化パラジウムが溶液中で安定であることから、錫化合物とパラジウム化合物をそれぞれ安定して付与することが可能となり、良好なめっき膜を安定して得ることができる。   According to the electroless plating method according to the present invention, since tin chloride and palladium chloride are stable in a solution, it becomes possible to stably provide a tin compound and a palladium compound, and a good plating film can be obtained. It can be obtained stably.

本発明に係る他の無電解めっき方法の特徴は、前記銅化合物が硫酸銅を含む点にある。   The other electroless plating method according to the present invention is characterized in that the copper compound contains copper sulfate.

この本発明に係る無電解めっき方法によれば、銅処理の際に錫化合物が銅化合物溶液に溶出することなく、触媒を安定して付与することが可能となり、良好なめっき膜を安定して得ることができる。   According to the electroless plating method according to the present invention, it is possible to stably apply the catalyst without eluting the tin compound into the copper compound solution during the copper treatment, and to stably form a good plating film. Obtainable.

本発明に係る他の無電解めっき方法の特徴は、前記パラジウム処理工程と前記めっき処理工程との間に、前記透明基材の被処理面上における前記めっき膜が形成されない非めっき膜形成部に前記レジストを配置するとともに、前記めっき膜が形成されるめっき膜形成部における前記触媒層を露出させるレジスト形成工程を有する点にある。   Another electroless plating method according to the present invention is characterized in that the plating film is not formed on the treated surface of the transparent substrate between the palladium treatment step and the plating treatment step. It has the resist formation process which exposes the said catalyst layer in the plating film formation part in which the said resist is arrange | positioned and the said plating film is formed.

この本発明に係る他の無電解めっき方法によれば、任意のパターンのレジストを形成することにより、任意のパターンのめっき膜を得ることが可能となる。   According to the other electroless plating method according to the present invention, it is possible to obtain a plating film having an arbitrary pattern by forming a resist having an arbitrary pattern.

本発明に係る他の無電解めっき方法の特徴は、前記レジストの表面高さと前記めっき膜の表面高さとを同一高さ位置に形成する点にある。   The other electroless plating method according to the present invention is characterized in that the surface height of the resist and the surface height of the plating film are formed at the same height position.

この本発明に係る他の無電解めっき方法によれば、めっき配線基板における銅めっき膜が形成された表面を平坦に形成することができる。このため、めっき配線基板の表面に例えばトランジスタ等を形成する場合に、レジストおよび触媒層を除去することによって表面に段差が形成されているめっき配線基板を用いる場合と比較して、ゲート絶縁膜を薄く形成することができるので、トランジスタが形成されためっき配線基板全体の厚みを薄く形成することができる。また、レジストおよび触媒層を除去することによってめっき配線基板の表面に段差が形成されると、この段差部においてめっき膜により形成されためっき配線の絶縁劣化が発生するおそれがあるが、めっき配線基板の表面を平坦に形成することにより、めっき配線の絶縁劣化の発生を防止することができる。   According to the other electroless plating method according to the present invention, the surface of the plated wiring board on which the copper plating film is formed can be formed flat. For this reason, when forming a transistor or the like on the surface of the plated wiring substrate, the gate insulating film is formed in comparison with the case of using a plated wiring substrate in which a step is formed on the surface by removing the resist and the catalyst layer. Since it can be formed thin, the entire thickness of the plated wiring board on which the transistor is formed can be formed thin. In addition, if a step is formed on the surface of the plated wiring board by removing the resist and the catalyst layer, there is a risk that insulation deterioration of the plated wiring formed by the plating film may occur at the stepped portion. By forming the surface of the substrate flat, it is possible to prevent the insulation deterioration of the plated wiring.

本発明に係る他の無電解めっき方法の特徴は、前記めっき処理工程の後に、めっき膜に熱および圧力のうち少なくとも一つを加える工程を有する点にある。   The other electroless plating method according to the present invention is characterized in that it has a step of applying at least one of heat and pressure to the plating film after the plating treatment step.

この本発明に係る他の無電解めっき方法によれば、めっき膜の密着性を更に向上させ、透明基材の光学特性を損なわない鏡面とした被処理面であっても、十分な密着性をもってめっき膜を形成することができる。   According to this other electroless plating method according to the present invention, the adhesion of the plating film is further improved, and even with a mirror-treated surface that does not impair the optical properties of the transparent substrate, it has sufficient adhesion. A plating film can be formed.

以上述べたように、本発明に係るめっき配線基板および無電解めっき方法によれば、透明基材に触媒層が過度に付着されず、また触媒層が微粒化されているので、触媒層が褐色に着色してしまうのを防止することができ、これにより、めっき膜が形成されない非めっき膜形成部において触媒層を除去しなくても、透過率の高い光学的特性が良好なめっき配線基板を形成することができる。   As described above, according to the plated wiring board and the electroless plating method of the present invention, the catalyst layer is not excessively adhered to the transparent substrate, and the catalyst layer is atomized, so that the catalyst layer is brown In this way, it is possible to prevent a plated wiring board having high transmittance and good optical characteristics without removing the catalyst layer in the non-plated film forming portion where the plated film is not formed. Can be formed.

また、触媒層を除去する工程を省略して光学的特性が良好なめっき配線基板を形成することができるので、めっき配線基板の製造工程の簡易化、短時間化を図ることができる。   In addition, since the plated wiring board having good optical characteristics can be formed by omitting the step of removing the catalyst layer, the manufacturing process of the plated wiring board can be simplified and shortened.

以下、本発明に係るめっき配線基板、およびこのめっき配線基板のめっき膜を形成する無電解めっき方法の一実施形態を図1から図3を参照して説明する。   Hereinafter, an embodiment of a plated wiring board according to the present invention and an electroless plating method for forming a plated film of the plated wiring board will be described with reference to FIGS. 1 to 3.

図1は、本実施形態に係るめっき配線基板を示す概念図、図2は、本実施形態に係る無電解めっき方法の各工程を示すフローチャート、図3(a)〜(d)は、本実施形態の無電解めっき方法の各工程を示す概略図である。ここで、本実施形態においては、基材に銅めっき膜を形成する場合を用いて説明するが、本発明に係る無電解めっき方法は、銅めっき膜を形成する場合に限定されず、種々のめっき膜を形成する場合に用いることができる。   FIG. 1 is a conceptual diagram showing a plated wiring board according to this embodiment, FIG. 2 is a flowchart showing each step of the electroless plating method according to this embodiment, and FIGS. It is the schematic which shows each process of the electroless-plating method of a form. Here, in this embodiment, the case where a copper plating film is formed on a base material will be described. However, the electroless plating method according to the present invention is not limited to the case of forming a copper plating film, It can be used when forming a plating film.

図1に示すように、本実施形態に係るめっき配線基板1は、ガラス材料や、ポリイミド、エポキシ、ポリカーボネート等の樹脂材料等からなる透明基材2を有し、透明基材2における銅めっき膜3を形成する被処理面4には、錫化合物、銅化合物およびパラジウム化合物を用いて触媒層5が形成されている。本実施形態においては、錫化合物としては塩化錫、銅化合物としては硫酸銅、パラジウム化合物としては塩化パラジウムを用いており、また、この触媒層5における塩化パラジウムの付着量は、1×1013〜5×1014atms/cmであることが好ましい。 As shown in FIG. 1, a plated wiring board 1 according to the present embodiment has a transparent base 2 made of a glass material, a resin material such as polyimide, epoxy, or polycarbonate, and a copper plating film in the transparent base 2 3 is formed with a catalyst layer 5 using a tin compound, a copper compound and a palladium compound. In this embodiment, tin chloride is used as the tin compound, copper sulfate is used as the copper compound, and palladium chloride is used as the palladium compound, and the amount of palladium chloride attached to the catalyst layer 5 is 1 × 10 13 to 5 × 10 14 atoms / cm 2 is preferable.

また、前記触媒層5における任意の部分には銅めっき膜3が形成されており、銅めっき膜3が形成されない非めっき膜形成部7には、例えばポリメチルメタクリレート(PMMA)やシクロオレフィンポリマー等の透明材料からなるレジスト8が形成されている。本実施形態においては、このレジスト8の表面高さと、銅めっき膜3の表面高さとは、同一高さ位置に形成されることが好ましい。   In addition, a copper plating film 3 is formed in an arbitrary portion of the catalyst layer 5, and the non-plating film forming portion 7 where the copper plating film 3 is not formed includes, for example, polymethyl methacrylate (PMMA), cycloolefin polymer, or the like. A resist 8 made of a transparent material is formed. In the present embodiment, the surface height of the resist 8 and the surface height of the copper plating film 3 are preferably formed at the same height position.

次に、本実施形態に係るめっき配線基板1の銅めっき膜3を形成する無電解めっき方法について説明する。   Next, an electroless plating method for forming the copper plating film 3 of the plated wiring board 1 according to this embodiment will be described.

図2および図3(a)に示すように、本実施形態においては、まず、透明基材2に対し、この透明基材2に付着したごみや油脂類等の不純物を除去するための脱脂洗浄等の前処理工程を行う(ST1)。この前処理工程は、公知の方法によって行うことができる。   As shown in FIG. 2 and FIG. 3 (a), in this embodiment, first, the degreasing cleaning for removing impurities such as dust and fats and oils attached to the transparent substrate 2 with respect to the transparent substrate 2. Etc. are performed (ST1). This pretreatment step can be performed by a known method.

前処理工程の後、前記透明基材2を塩化第1錫からなる塩化錫水溶液に浸漬させる等により、透明基材2における銅めっき膜3を形成する面である被処理面4に塩化錫を接触させる錫処理工程を行う(ST2)。   After the pretreatment step, tin chloride is applied to the surface to be treated 4 which is the surface on which the copper plating film 3 is formed in the transparent substrate 2 by immersing the transparent substrate 2 in a tin chloride aqueous solution made of stannous chloride. A tin treatment step for contact is performed (ST2).

前記錫処理工程の後、前記透明基材2を硫酸銅水溶液に浸漬させる等により、透明基材2の被処理面4に硫酸銅を接触させる銅処理工程を行う(ST3)。   After the tin treatment step, a copper treatment step is performed in which the copper sulfate is brought into contact with the surface to be treated 4 of the transparent substrate 2 by immersing the transparent substrate 2 in a copper sulfate aqueous solution (ST3).

さらに、前記銅処理工程の後、前記透明基材2を塩化パラジウム水溶液に浸漬させる等により、透明基材2の被処理面4に塩化パラジウムを接触させるパラジウム処理工程を行う(ST4)。   Further, after the copper treatment step, a palladium treatment step is performed in which palladium chloride is brought into contact with the treated surface 4 of the transparent substrate 2 by immersing the transparent substrate 2 in a palladium chloride aqueous solution (ST4).

すると、銅処理工程において塩化錫により硫酸銅が還元されて透明基材2の被処理面4に銅が付着し、さらにパラジウム処理工程において銅および塩化錫により塩化パラジウムのパラジウムイオンが還元されて透明基材2の被処理面4にパラジウムが付着し、これにより、図3(b)に示すように、触媒層5が形成される。この触媒層5における触媒粒子は微粒化されており、着色が抑えられている。   Then, copper sulfate is reduced by tin chloride in the copper treatment step, and copper adheres to the surface 4 to be treated of the transparent substrate 2, and further, palladium ion of palladium chloride is reduced by copper and tin chloride in the palladium treatment step to be transparent. Palladium adheres to the surface to be treated 4 of the substrate 2, thereby forming the catalyst layer 5 as shown in FIG. The catalyst particles in the catalyst layer 5 are atomized, and coloring is suppressed.

本実施形態においては、触媒層5におけるパラジウムの付着量が、1×1013〜5×1014atms/cmとなる条件によってパラジウム処理工程が行われることが好ましい。 In the present embodiment, it is preferable that the palladium treatment step is performed under the condition that the amount of palladium deposited on the catalyst layer 5 is 1 × 10 13 to 5 × 10 14 atms / cm 2 .

続いて、図3(c)に示すように、透明基材2における触媒層5の表面に、フォトレジスト法等によって透明材料からなる任意のパターンのレジスト8を形成するレジスト形成工程を行う(ST5)。   Subsequently, as shown in FIG. 3C, a resist forming step is performed in which a resist 8 having an arbitrary pattern made of a transparent material is formed on the surface of the catalyst layer 5 in the transparent substrate 2 by a photoresist method or the like (ST5). ).

これにより、透明基材2の被処理面4における銅めっき膜3が形成されない非めっき膜形成部7にレジスト8を形成するとともに、銅めっき膜3が形成されるめっき膜形成部6の触媒層5を露出させる。   Thereby, while forming the resist 8 in the non-plating film formation part 7 in which the copper plating film 3 in the to-be-processed surface 4 of the transparent base material 2 is not formed, the catalyst layer of the plating film formation part 6 in which the copper plating film 3 is formed 5 is exposed.

さらに、パターニング工程の後、図3(d)に示すように、透明基材2を銅めっき液に浸漬させる等により、透明基材2の処理面にめっき液を接触させるめっき処理工程を行い、これにより、めっき膜形成部6の触媒層5を核として銅めっき膜3を形成する(ST6)。   Furthermore, after the patterning step, as shown in FIG. 3 (d), a plating treatment step is performed in which the plating solution is brought into contact with the treatment surface of the transparent substrate 2, such as by immersing the transparent substrate 2 in a copper plating solution. Thereby, the copper plating film 3 is formed using the catalyst layer 5 of the plating film forming section 6 as a nucleus (ST6).

ここで、めっき膜形成部6における銅めっき膜3の表面高さと、非めっき膜形成部7におけるレジスト8の表面高さと同一高さ位置となるように形成することが好ましい。   Here, it is preferable that the surface height of the copper plating film 3 in the plating film forming portion 6 and the surface height of the resist 8 in the non-plating film forming portion 7 are formed to be the same height position.

また、めっき処理工程の各種処理条件は、公知の無電解銅めっき方法を利用することができ、また、銅めっき液としては、例えば、銅イオンの他、ニッケルイオンや、酒石酸ナトリウムカリウム四水和物等の錯化剤、ホルムアルデヒド等の還元剤、水酸化ナトリウム等のpH調整剤、およびキレート剤等を含む銅めっき液を用いることができる。   In addition, various treatment conditions in the plating treatment process can use a known electroless copper plating method, and examples of the copper plating solution include copper ions, nickel ions, and sodium potassium tartrate tetrahydrate. A copper plating solution containing a complexing agent such as a product, a reducing agent such as formaldehyde, a pH adjusting agent such as sodium hydroxide, and a chelating agent can be used.

さらに、銅めっき膜3が形成された透明基材2を、十分洗浄して乾燥させた後、例えば、窒素ガス灯の不活性ガス雰囲気中や真空中等の実質的に酸素および水素を含まない雰囲気中において、所定の熱処理温度により所定の熱処理時間加熱する加圧・加熱処理工程を行う(ST7)。   Furthermore, after the transparent substrate 2 on which the copper plating film 3 is formed is sufficiently washed and dried, for example, an atmosphere substantially free of oxygen and hydrogen such as in an inert gas atmosphere of a nitrogen gas lamp or in a vacuum In the inside, a pressurization / heat treatment step of heating at a predetermined heat treatment temperature for a predetermined heat treatment time is performed (ST7).

これにより、透明基材2に任意のパターンの銅めっき膜3によってめっき配線が形成されためっき配線基板1が完成する。   Thereby, the plated wiring board 1 in which the plated wiring is formed on the transparent substrate 2 by the copper plating film 3 having an arbitrary pattern is completed.

次に、本実施形態に係るめっき配線基板1および無電解めっき方法の作用について説明する。   Next, the operation of the plated wiring board 1 and the electroless plating method according to this embodiment will be described.

本実施形態によれば、塩化錫、硫酸銅、および塩化パラジウムを用いて触媒層5を形成し、加圧・加熱処理することにより、透明基材2に対して密着力が高い触媒層5を形成することができる。このため、透明基材2の被処理面4に粗面化処理を施すことなく触媒層5を形成することができ、これにより、透明基材2に触媒層5が過度に付着してしまうのを防止することができる。   According to this embodiment, the catalyst layer 5 is formed using tin chloride, copper sulfate, and palladium chloride, and the catalyst layer 5 having high adhesion to the transparent substrate 2 is formed by pressurization and heat treatment. Can be formed. For this reason, the catalyst layer 5 can be formed without subjecting the treated surface 4 of the transparent substrate 2 to the roughening treatment, and thereby the catalyst layer 5 is excessively adhered to the transparent substrate 2. Can be prevented.

したがって、透明基材2に触媒層5が過度に付着されず、さらに触媒粒子が微粒化されているので、触媒層5が褐色に着色してしまうのを防止することができ、これにより、非めっき膜形成部7において触媒層5を除去しなくても、透過率の高い光学的特性が良好なめっき配線基板1を形成することができる。この結果、表示パネルのパネル基板に用いられる透過率の高いめっき配線基板1を形成するにあたり、触媒層5を除去する工程を省略してめっき配線基板1を形成することができるので、めっき配線基板1の製造工程の簡易化、短時間化を図ることができる。   Therefore, the catalyst layer 5 is not excessively adhered to the transparent substrate 2 and the catalyst particles are further atomized, so that it is possible to prevent the catalyst layer 5 from being colored brown. Even if the catalyst layer 5 is not removed in the plating film forming portion 7, the plated wiring board 1 having high transmittance and good optical characteristics can be formed. As a result, the plated wiring substrate 1 can be formed by omitting the step of removing the catalyst layer 5 in forming the plated wiring substrate 1 having a high transmittance used for the panel substrate of the display panel. The manufacturing process of 1 can be simplified and shortened.

また、触媒層5における塩化パラジウムの付着量を1×1013〜5×1014atms/cmとすることにより、めっき配線間の絶縁性を十分に確保することができる。これとともに、触媒層5における塩化パラジウムの付着量を1×1013atms/cm以上とすることにより、確実に触媒層5を核として銅めっき膜3を形成することができ、5×1014atms/cm2以下とすることにより、触媒層5が褐色に着色してしまうことを防止して、非めっき膜形成部7において透過率の高いめっき配線基板1を形成することができる。 Moreover, the insulation between plated wiring is fully securable by making the adhesion amount of the palladium chloride in the catalyst layer 5 into 1 * 10 < 13 > -5 * 10 < 14 > atms / cm < 2 >. At the same time, by setting the adhesion amount of palladium chloride on the catalyst layer 5 to 1 × 10 13 atms / cm 2 or more, the copper plating film 3 can be reliably formed with the catalyst layer 5 as a nucleus, and 5 × 10 14. By setting it as atms / cm <2> or less, it can prevent that the catalyst layer 5 is colored brown, and the plating wiring board 1 with a high transmittance | permeability can be formed in the non-plating film formation part 7. FIG.

さらに、レジスト8の表面高さと銅めっき膜3の表面高さとを、同一高さ位置に形成することにより、めっき配線基板1における銅めっき膜3が形成された表面を平坦に形成することができる。これにより、めっき配線基板1の表面にトランジスタを形成する場合に、レジスト8および触媒層5を除去することによって表面に段差が形成されているめっき配線基板1を用いる場合と比較して、ゲート絶縁膜を薄く形成することができるので、トランジスタが形成されためっき配線基板1全体の厚みを薄く形成することができる。さらにまた、レジスト8および触媒層5を除去することによってめっき配線基板1の表面に段差が形成されると、この段差部においてめっき配線の絶縁劣化が発生するおそれがあるが、めっき配線基板1の表面を平坦に形成することにより、めっき配線の絶縁劣化の発生を防止することができる。   Furthermore, by forming the surface height of the resist 8 and the surface height of the copper plating film 3 at the same height position, the surface of the plated wiring substrate 1 on which the copper plating film 3 is formed can be formed flat. . Thereby, when forming a transistor on the surface of the plated wiring substrate 1, the gate insulation is compared with the case of using the plated wiring substrate 1 in which a step is formed on the surface by removing the resist 8 and the catalyst layer 5. Since the film can be formed thin, the entire thickness of the plated wiring substrate 1 on which the transistor is formed can be reduced. Furthermore, if a step is formed on the surface of the plated wiring board 1 by removing the resist 8 and the catalyst layer 5, there is a risk that insulation deterioration of the plated wiring may occur at the stepped portion. By forming the surface flat, it is possible to prevent the insulation deterioration of the plated wiring.

透明基材として、ホウ珪酸ガラスからなる外形が100mmΦ、厚み寸法が0.7mmtの透明基材を用意し、前処理工程として、前記透明基材を、液温が50℃、水酸化ナトリウムの濃度が15%の水酸化ナトリウム水溶液を用いて、3分間脱脂洗浄した。   As a transparent base material, a transparent base material having an outer shape made of borosilicate glass of 100 mmΦ and a thickness dimension of 0.7 mmt is prepared. As a pretreatment step, the transparent base material has a liquid temperature of 50 ° C. and a concentration of sodium hydroxide. Was degreased for 3 minutes using a 15% aqueous sodium hydroxide solution.

続いて、錫処理工程において、液温が室温、塩化第1錫の濃度が5×10−3mol/Lの塩酸酸性の塩化錫水溶液を用意し、透明基材を前記塩化錫水溶液に3分間浸漬させた。 Subsequently, in the tin treatment step, a hydrochloric acid acidic tin chloride aqueous solution having a liquid temperature of room temperature and a stannous chloride concentration of 5 × 10 −3 mol / L is prepared, and the transparent substrate is placed in the tin chloride aqueous solution for 3 minutes. Soaked.

次に、銅処理工程において、液温が室温、硫酸銅の濃度が7.2×10−3mol/Lの硫酸銅水溶液を用意し、透明基材を前記硫酸銅水溶液に3分間浸漬させた。 Next, in the copper treatment step, a copper sulfate aqueous solution having a liquid temperature of room temperature and a copper sulfate concentration of 7.2 × 10 −3 mol / L was prepared, and the transparent substrate was immersed in the copper sulfate aqueous solution for 3 minutes. .

さらに、パラジウム処理工程において、液温が30℃、パラジウムイオンの濃度が3×10−3mol/Lの塩化パラジウム水溶液を用意し、前記透明基材を前記塩化パラジウム水溶液に2分間浸漬させて触媒層を形成した。 Further, in the palladium treatment step, a palladium chloride aqueous solution having a liquid temperature of 30 ° C. and a palladium ion concentration of 3 × 10 −3 mol / L is prepared, and the transparent substrate is immersed in the palladium chloride aqueous solution for 2 minutes to form a catalyst. A layer was formed.

これにより、透明基材の被処理面に、2.5〜4.6×1013atms/cmのパラジウムが付着した。 Thereby, 2.5 to 4.6 × 10 13 atoms / cm 2 of palladium adhered to the surface to be processed of the transparent substrate.

続いて、ポリメチルメタクリレート(PMMA)を用いて、フォトレジスト法により任意のパターンのレジストを形成し、透明基材の被処理面における非めっき膜形成部にレジストを形成し、めっき膜形成部における触媒層を露出させた。   Subsequently, using polymethyl methacrylate (PMMA), a resist having an arbitrary pattern is formed by a photoresist method, a resist is formed on the non-plated film forming portion on the surface to be processed of the transparent base, and the plating film forming portion is The catalyst layer was exposed.

そして、前記透明基材に対してめっき処理を行った。めっき処理工程においては、2.5g/L(0.039mol/L)の銅イオンと、0.138g/Lのニッケルイオンが添加され、錯化剤として酒石酸ナトリウムカリウム4水和物(ロッシェル塩)と、還元剤として、約0.2%のホルムアルデヒドと、約0.1%のキレート剤とを含む銅めっき液を用意した。さらに、前記銅めっき液には、pH調整として約1.5g/Lの水酸化ナトリウム(NaOH)が含まれており、pHは12.6に調整されている。そして、前記透明基材を、液温が30℃に設定された前記銅めっき液に1時間浸漬させて、基材上に1μmの膜厚の銅めっき膜を形成した。   And the plating process was performed with respect to the said transparent base material. In the plating process, 2.5 g / L (0.039 mol / L) copper ions and 0.138 g / L nickel ions are added, and potassium sodium tartrate tetrahydrate (Rochelle salt) is added as a complexing agent. A copper plating solution containing about 0.2% formaldehyde and about 0.1% chelating agent as a reducing agent was prepared. Further, the copper plating solution contains about 1.5 g / L sodium hydroxide (NaOH) as pH adjustment, and the pH is adjusted to 12.6. And the said transparent base material was immersed in the said copper plating solution by which the liquid temperature was set to 30 degreeC for 1 hour, and the copper plating film | membrane with a film thickness of 1 micrometer was formed on the base material.

その後、透明基材に対し、窒素雰囲気中において300℃の熱処理温度および1時間の熱処理時間の条件の下、3kgf/cmの圧力を加えながら、熱処理工程を行って銅めっき膜を形成し、銅めっき膜が形成されためっき配線基板を完成させた。 Thereafter, a copper plating film is formed by performing a heat treatment step while applying a pressure of 3 kgf / cm 2 to the transparent substrate under a condition of a heat treatment temperature of 300 ° C. and a heat treatment time of 1 hour in a nitrogen atmosphere, A plated wiring board on which a copper plating film was formed was completed.

このようにめっき配線基板を形成した場合、図4に示すように、触媒層およびレジストが形成された非めっき膜形成部における光の透過率は、透明基材の光の透過率とほぼ同じであり、約400〜1200nmの波長において90%以上の透過率を得ることができた。これにより、非めっき膜配線部において透過率の高い光学的特性が良好なめっき配線基板を形成することができた。   When the plated wiring board is formed in this way, as shown in FIG. 4, the light transmittance in the non-plated film forming portion where the catalyst layer and the resist are formed is almost the same as the light transmittance of the transparent substrate. There was a transmittance of 90% or more at a wavelength of about 400 to 1200 nm. As a result, a plated wiring board having high transmittance and good optical characteristics in the non-plated film wiring portion could be formed.

一方、比較例として、塩化錫および塩化パラジウムからなるいわゆる二液性触媒によって触媒層を形成し、他の形成条件は本実施例と同一の形成条件によってめっき配線基板を形成した。この場合、比較例のめっき配線基板の触媒層およびレジストが形成された非めっき膜形成部における光の透過率は、透明基材の光の透過率と比較して低く、特に約400〜700nmの波長においての透過率は90%以下であった。   On the other hand, as a comparative example, a catalyst layer was formed with a so-called two-component catalyst composed of tin chloride and palladium chloride, and a plated wiring board was formed under the same formation conditions as in the present example. In this case, the light transmittance in the non-plated film forming portion where the catalyst layer and the resist of the plated wiring board of the comparative example are formed is lower than the light transmittance of the transparent base material, particularly about 400 to 700 nm. The transmittance at the wavelength was 90% or less.

また、透明基材における銅めっき膜の引っ張り強度は30〜60Mpaとなり、触媒層を介して透明基材と銅めっき膜との十分な密着力を確保することができた。   Moreover, the tensile strength of the copper plating film in a transparent base material became 30-60 Mpa, and was able to ensure sufficient adhesive force of a transparent base material and a copper plating film through a catalyst layer.

本発明に係るめっき配線基板の一実施形態を示す概念図The conceptual diagram which shows one Embodiment of the plated wiring board which concerns on this invention 本発明に係る無電解めっき方法の工程の一実施形態を示すフローチャートThe flowchart which shows one Embodiment of the process of the electroless-plating method which concerns on this invention (a)は、図2の無電解めっき方法の前処理工程の透明基材を示す概念図、(b)は、触媒層が形成された透明基材を示す概略図、(c)は、レジストが形成された透明基材を示す概略図、(d)は、めっき膜が形成された透明基材を示す概略図(A) is a conceptual diagram showing a transparent substrate in the pretreatment step of the electroless plating method of FIG. 2, (b) is a schematic diagram showing a transparent substrate on which a catalyst layer is formed, and (c) is a resist. Schematic showing a transparent substrate on which is formed, (d) is a schematic diagram showing a transparent substrate on which a plating film is formed 本発明に係るめっき配線基板の非めっき膜形成部における透過率を示すグラフThe graph which shows the transmittance | permeability in the non-plating film formation part of the plating wiring board which concerns on this invention

符号の説明Explanation of symbols

1 めっき配線基板
2 透明基材
3 銅めっき膜
4 被処理面
5 触媒層
6 めっき膜形成部
7 非めっき膜形成部
8 レジスト
DESCRIPTION OF SYMBOLS 1 Plating wiring board 2 Transparent base material 3 Copper plating film 4 Surface to be processed 5 Catalyst layer 6 Plating film formation part 7 Non-plating film formation part 8 Resist

Claims (13)

透明基材と、前記透明基材の被処理面に形成された触媒層と、前記触媒層上に任意のパターンに形成されためっき膜とを有するめっき配線基板であって、
前記触媒層は、錫化合物、銅化合物、パラジウム化合物を用いて形成されていることを特徴とするめっき配線基板。
A plated wiring board having a transparent base material, a catalyst layer formed on a surface to be treated of the transparent base material, and a plating film formed in an arbitrary pattern on the catalyst layer,
The plated wiring board, wherein the catalyst layer is formed using a tin compound, a copper compound, and a palladium compound.
前記触媒層におけるパラジウム化合物の付着量が、1×1013〜5×1014atms/cmであることを特徴とする請求項1に記載のめっき配線基板。 2. The plated wiring board according to claim 1, wherein an adhesion amount of the palladium compound in the catalyst layer is 1 × 10 13 to 5 × 10 14 atms / cm 2 . 前記錫化合物が塩化錫を含み、前記パラジウム化合物が塩化パラジウムを含むことを特徴とする請求項1または請求項2に記載のめっき配線基板。   The plated wiring board according to claim 1, wherein the tin compound includes tin chloride, and the palladium compound includes palladium chloride. 前記銅化合物が硫酸銅を含むことを特徴とする請求項1から請求項3のいずれか1項に記載のめっき配線基板。   The plated wiring board according to any one of claims 1 to 3, wherein the copper compound contains copper sulfate. 前記被処理面における前記めっき膜が形成されない非めっき膜形成部に透明材料からなるレジストが形成されたことを特徴とする請求項1から請求項4のいずれか1項に記載のめっき配線基板。   5. The plated wiring board according to claim 1, wherein a resist made of a transparent material is formed on a non-plated film forming portion where the plated film is not formed on the surface to be processed. 前記レジストの表面高さと前記めっき膜の表面高さとは、同一高さ位置であることを特徴とする請求項5に記載のめっき配線基板。   The plated wiring board according to claim 5, wherein the surface height of the resist and the surface height of the plating film are at the same height position. 透明基材に、錫化合物を接触させる錫処理工程と、
前記錫処理工程の後、前記透明基材に銅化合物を接触させる銅処理工程と、
前記銅処理工程の後、前記透明基材にパラジウム化合物を接触させて触媒層を形成するパラジウム処理工程と、
前記触媒層上に任意のパターンのめっき膜を形成するめっき処理工程とを有することを特徴とする無電解めっき方法。
A tin treatment step in which a tin compound is brought into contact with the transparent substrate;
After the tin treatment step, a copper treatment step for bringing a copper compound into contact with the transparent substrate,
After the copper treatment step, a palladium treatment step of forming a catalyst layer by bringing a palladium compound into contact with the transparent substrate;
An electroless plating method comprising: a plating treatment step of forming a plating film having an arbitrary pattern on the catalyst layer.
前記触媒層におけるパラジウム化合物の付着量が、1×1013〜5×1014atms/cmであることを特徴とする請求項7に記載の無電解めっき方法。 The electroless plating method according to claim 7, wherein an adhesion amount of the palladium compound in the catalyst layer is 1 × 10 13 to 5 × 10 14 atms / cm 2 . 前記錫化合物が塩化錫を含み、前記パラジウム化合物が塩化パラジウムを含むことを特徴とする請求項7または請求項8に記載の無電解めっき方法。   The electroless plating method according to claim 7 or 8, wherein the tin compound contains tin chloride, and the palladium compound contains palladium chloride. 前記銅化合物が硫酸銅を含むことを特徴とする請求項7から請求項9のいずれか1項に記載の無電解めっき方法。   The electroless plating method according to any one of claims 7 to 9, wherein the copper compound contains copper sulfate. 前記パラジウム処理工程と前記無電解めっき工程との間に、前記透明基材の被処理面上における前記めっき膜が形成されない非めっき膜形成部に前記レジストを配置するとともに、前記めっき膜が形成されるめっき膜形成部における前記触媒層を露出させるレジスト形成工程を有することを特徴とする請求項7から請求項10のいずれか1項に記載の無電解めっき方法。   Between the palladium treatment step and the electroless plating step, the resist is disposed in a non-plating film forming portion where the plating film is not formed on the treated surface of the transparent substrate, and the plating film is formed. The electroless plating method according to claim 7, further comprising a resist forming step of exposing the catalyst layer in the plating film forming portion. 前記レジストの表面高さと前記めっき膜の表面高さとを同一高さ位置に形成することを特徴とする請求項11に記載の無電解めっき方法。   The electroless plating method according to claim 11, wherein the surface height of the resist and the surface height of the plating film are formed at the same height position. 前記めっき処理工程の後に、めっき膜に熱および圧力のうち少なくとも一つを加える工程を有することを特徴とする請求項7から請求項12のいずれか1項に記載の無電解めっき方法。





The electroless plating method according to any one of claims 7 to 12, further comprising a step of applying at least one of heat and pressure to the plating film after the plating treatment step.





JP2006008366A 2006-01-17 2006-01-17 Plating wiring board and electroless plating method Expired - Fee Related JP4955274B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006008366A JP4955274B2 (en) 2006-01-17 2006-01-17 Plating wiring board and electroless plating method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006008366A JP4955274B2 (en) 2006-01-17 2006-01-17 Plating wiring board and electroless plating method

Publications (2)

Publication Number Publication Date
JP2007191731A true JP2007191731A (en) 2007-08-02
JP4955274B2 JP4955274B2 (en) 2012-06-20

Family

ID=38447669

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006008366A Expired - Fee Related JP4955274B2 (en) 2006-01-17 2006-01-17 Plating wiring board and electroless plating method

Country Status (1)

Country Link
JP (1) JP4955274B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009044111A (en) * 2007-08-10 2009-02-26 Akitomo Tejima Manufacturing method of printed circuit board

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63308996A (en) * 1987-06-11 1988-12-16 Fujitsu Ltd Measuring method for film thickness of resist for printed board
JPH02294486A (en) * 1989-05-09 1990-12-05 Hitachi Chem Co Ltd Electroless plating method
JPH0625862A (en) * 1992-04-27 1994-02-01 General Electric Co <Ge> Method of forming modified polyimide layer improved in adherence to metal layer
JPH0669632A (en) * 1992-08-18 1994-03-11 Ibiden Co Ltd Manufacture of printed wiring board
JPH07201929A (en) * 1994-01-11 1995-08-04 Sumitomo Metal Mining Co Ltd Manufacture of two-layer tab
JP2002183943A (en) * 2000-12-13 2002-06-28 Showa Denko Kk Method for manufacturing magnetic disk substrate
JP2002252445A (en) * 2001-02-26 2002-09-06 Nec Toyama Ltd Manufacturing method of printed wiring board
JP2003155574A (en) * 2001-11-16 2003-05-30 Toyoda Gosei Co Ltd Plated product and method of producing the same

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63308996A (en) * 1987-06-11 1988-12-16 Fujitsu Ltd Measuring method for film thickness of resist for printed board
JPH02294486A (en) * 1989-05-09 1990-12-05 Hitachi Chem Co Ltd Electroless plating method
JPH0625862A (en) * 1992-04-27 1994-02-01 General Electric Co <Ge> Method of forming modified polyimide layer improved in adherence to metal layer
JPH0669632A (en) * 1992-08-18 1994-03-11 Ibiden Co Ltd Manufacture of printed wiring board
JPH07201929A (en) * 1994-01-11 1995-08-04 Sumitomo Metal Mining Co Ltd Manufacture of two-layer tab
JP2002183943A (en) * 2000-12-13 2002-06-28 Showa Denko Kk Method for manufacturing magnetic disk substrate
JP2002252445A (en) * 2001-02-26 2002-09-06 Nec Toyama Ltd Manufacturing method of printed wiring board
JP2003155574A (en) * 2001-11-16 2003-05-30 Toyoda Gosei Co Ltd Plated product and method of producing the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009044111A (en) * 2007-08-10 2009-02-26 Akitomo Tejima Manufacturing method of printed circuit board

Also Published As

Publication number Publication date
JP4955274B2 (en) 2012-06-20

Similar Documents

Publication Publication Date Title
JPH0325038B2 (en)
JP2009530502A (en) Polyimide substrate and method for producing printed circuit board using the same
JP2004343109A (en) Method of forming metal wiring and electromagnetic wave shielding filter using this
KR100759452B1 (en) A method for preparing aluminum nitride board having nickel pattern
JP4064801B2 (en) Metal film formation processing method, semiconductor device, and wiring board
KR20030095688A (en) Printed circuit board and plating method thereof
JP4955274B2 (en) Plating wiring board and electroless plating method
JP2017525851A (en) Copper circuit, copper alloy circuit, and method for reducing light reflectivity of touch screen devices
JP2008060491A (en) Substrate for forming circuit, and method of manufacturing the same
US7078789B2 (en) Method of forming a metal film, semiconductor device and wiring board
JP2006104504A (en) Electroless plating pre-treatment method and surface metallizing method for polyimide resin, and flexible printed circuit board and manufacturing method for the same
KR101555014B1 (en) Printed circuit board for forming fine wiring and method for manufacturing the same
JP2008291288A (en) Ozone solution treatment method of resin substrate, and wiring board manufacturing method
JP4521345B2 (en) Catalyst treatment method, electroless plating method, and circuit forming method using electroless plating method
JP5615881B2 (en) Electroless plating method
JP2006351646A (en) Circuit board and its manufacturing method
JP2013204107A (en) Electroless plating method and wiring board
JP4332795B2 (en) Electroless plating method
JP5083005B2 (en) Resin substrate having a precious metal fixed on the surface layer, its manufacturing method, circuit board, and its manufacturing method
JP2007077439A (en) Method for metallizing surface of polyimide resin material
JP2006057167A (en) Method for forming wiring by plating
JP2007016279A (en) Electroless plating method
JP3689096B2 (en) Thin film formation method
TWI629375B (en) Flexible conductive substrate with high transmittancy and method for preparing the same
JP2007154277A (en) Catalyst treatment method and electroless plating method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080905

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110830

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110906

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111028

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120221

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120315

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150323

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees