JP2007122714A - 動的レーン管理システム及び方法 - Google Patents
動的レーン管理システム及び方法 Download PDFInfo
- Publication number
- JP2007122714A JP2007122714A JP2006281047A JP2006281047A JP2007122714A JP 2007122714 A JP2007122714 A JP 2007122714A JP 2006281047 A JP2006281047 A JP 2006281047A JP 2006281047 A JP2006281047 A JP 2006281047A JP 2007122714 A JP2007122714 A JP 2007122714A
- Authority
- JP
- Japan
- Prior art keywords
- lane
- computer system
- power
- lane width
- width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
- G06F1/206—Cooling means comprising thermal management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3253—Power saving in bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3228—Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Power Sources (AREA)
- Traffic Control Systems (AREA)
- Navigation (AREA)
Abstract
【解決手段】動的レーン管理システム10は、コンピュータシステム12に関連付けられた少なくとも1つの電力関係イベントの検出に応答して、前記コンピュータシステム12の少なくとも1つの上流側デバイス20,22,24,26,30,32とのレーン141〜1412幅再交渉オペレーションを動的に開始するように構成される前記コンピュータシステム12の少なくとも1つの下流側デバイス20,22,24,26,30,32を備える。
【選択図】図1
Description
12・・・コンピュータシステム
14・・・PCIエクスプレスバス,レーン
20・・・プロセッサ
22・・・ホストブリッジ
24・・・メモリ
26・・・I/Oブリッジ
30・・・デバイス
32・・・スイッチ
36・・・オペレーティングシステム
38・・・制御モジュール
40・・・ロジック
50・・・回路
52,54・・・ドライバ
58・・・スイッチ
60・・・制御信号
Claims (10)
- 動的レーン管理システム(10)であって、
コンピュータシステム(12)に関連付けられた少なくとも1つの電力関係イベントの検出に応答して、前記コンピュータシステム(12)の少なくとも1つの上流側デバイス(20、22、24、26、30、32)とのレーン(14)幅再交渉オペレーションを動的に開始するように構成される前記コンピュータシステム(12)の少なくとも1つの下流側デバイス(20、22、24、26、30、32)
を備える動的レーン管理システム。 - 前記少なくとも1つの下流側デバイス(20、22、24、26、30、32)は、前記コンピュータシステム(12)の電力供給モードの変化に応答して、前記レーン(14)幅再交渉オペレーションを開始するように構成される
請求項1に記載の動的レーン管理システム。 - 前記少なくとも1つの電力関係イベントには、交流(AC)電力モードから直流(DC)電力モードへの変化が含まれる
請求項1に記載の動的レーン管理システム。 - 前記少なくとも1つの電力関係イベントには、前記コンピュータシステム(12)の温度が所定のしきい値を超えることが含まれる
請求項1に記載の動的レーン管理システム。 - 前記少なくとも1つの下流側デバイス(20、22、24、26、30、32)は、前記レーン(14)幅再交渉オペレーションを開始する前に、保留中のトランザクションを完了するように構成される
請求項1に記載の動的レーン管理システム。 - 前記少なくとも1つの下流側デバイス(20、22、24、26、30、32)は、前記レーン(14)幅再交渉オペレーションを開始する前に、前記少なくとも1つの下流側デバイス(20、22、24、26、30、32)の状態を保存するように構成される
請求項1に記載の動的レーン管理システム。 - コンピュータシステム(12)に関連付けられた少なくとも1つの電力関係イベントを検出することと、
前記少なくとも1つの電力関係イベントを検出することに応答して、前記コンピュータシステム(12)の少なくとも1つの上流側デバイス(20、22、24、26、30、32)と、前記コンピュータシステム(12)の少なくとも1つの下流側デバイス(20、22、24、26、30、32)との間のレーン(14)幅再交渉オペレーションを動的に開始することと
を含む動的レーン管理方法。 - 少なくとも1つのスイッチ(58)を作動させることであって、それによって、前記少なくとも1つの下流側デバイス(20、22、24、26、30、32)と前記少なくとも1つの上流側デバイス(20、22、24、26、30、32)との間のレーン(14)幅を変更する、少なくとも1つのスイッチ(58)を作動させること
をさらに含む請求項7に記載の動的レーン管理方法。 - 前記少なくとも1つの下流側デバイス(20、22、24、26、30、32)の処理レベルの変化を検出することに応答して、前記レーン(14)幅再交渉オペレーションを開始すること
をさらに含む請求項7に記載の動的レーン管理方法。 - 前記コンピュータシステム(12)の温度が所定のしきい値を超えることを検出することに応答して、前記レーン(14)幅再交渉オペレーションを開始すること
をさらに含む請求項7に記載の動的レーン管理方法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/259,284 US7447824B2 (en) | 2005-10-26 | 2005-10-26 | Dynamic lane management system and method |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007122714A true JP2007122714A (ja) | 2007-05-17 |
JP4404887B2 JP4404887B2 (ja) | 2010-01-27 |
Family
ID=37682706
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006281047A Expired - Fee Related JP4404887B2 (ja) | 2005-10-26 | 2006-10-16 | 動的レーン管理システム及び方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7447824B2 (ja) |
EP (1) | EP1780624B1 (ja) |
JP (1) | JP4404887B2 (ja) |
CN (1) | CN1955887A (ja) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009259217A (ja) * | 2008-03-18 | 2009-11-05 | Ricoh Co Ltd | データ処理回路、省電力方法、省電力プログラム、記録媒体及び機器 |
JP2010147702A (ja) * | 2008-12-17 | 2010-07-01 | Fuji Xerox Co Ltd | 情報伝送システム、情報送信装置及び情報受信装置 |
JP2011123798A (ja) * | 2009-12-14 | 2011-06-23 | Nec Computertechno Ltd | データ転送装置及び方法 |
JP2011181006A (ja) * | 2010-03-03 | 2011-09-15 | Ricoh Co Ltd | データ通信装置、情報処理装置、データ通信方法、データ通信プログラム及び記録媒体 |
JP2016048500A (ja) * | 2014-08-28 | 2016-04-07 | 富士通株式会社 | 情報処理システム、情報処理装置、及び情報処理システムの制御方法 |
JP2016532208A (ja) * | 2013-09-27 | 2016-10-13 | インテル コーポレイション | 統合されたPCIeコントローラのための改善された電力制御技術 |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU775879C (en) * | 1998-11-20 | 2005-03-10 | Freedom-2, Inc. | Permanent, removable tissue markings |
US7836252B2 (en) * | 2002-08-29 | 2010-11-16 | Micron Technology, Inc. | System and method for optimizing interconnections of memory devices in a multichip module |
US7571287B2 (en) | 2003-03-13 | 2009-08-04 | Marvell World Trade Ltd. | Multiport memory architecture, devices and systems including the same, and methods of using the same |
US7366864B2 (en) | 2004-03-08 | 2008-04-29 | Micron Technology, Inc. | Memory hub architecture having programmable lane widths |
US7590797B2 (en) | 2004-04-08 | 2009-09-15 | Micron Technology, Inc. | System and method for optimizing interconnections of components in a multichip memory module |
TWI246372B (en) * | 2004-04-09 | 2005-12-21 | Asrock Inc | A computer system with PCI express interface |
US7392331B2 (en) | 2004-08-31 | 2008-06-24 | Micron Technology, Inc. | System and method for transmitting data packets in a computer system having a memory hub architecture |
US20070233930A1 (en) * | 2006-03-14 | 2007-10-04 | International Business Machines Corporation | System and method of resizing PCI Express bus widths on-demand |
JP4877482B2 (ja) * | 2006-04-11 | 2012-02-15 | 日本電気株式会社 | PCIExpressリンク、マルチホストコンピュータシステム、およびPCIExpressリンクの再構成方法 |
US7480757B2 (en) * | 2006-05-24 | 2009-01-20 | International Business Machines Corporation | Method for dynamically allocating lanes to a plurality of PCI Express connectors |
US8103993B2 (en) * | 2006-05-24 | 2012-01-24 | International Business Machines Corporation | Structure for dynamically allocating lanes to a plurality of PCI express connectors |
US10069711B2 (en) | 2006-06-30 | 2018-09-04 | Intel Corporation | System and method for link based computing system having automatically adjustable bandwidth and corresponding power consumption |
US7536490B2 (en) * | 2006-07-20 | 2009-05-19 | Via Technologies, Inc. | Method for link bandwidth management |
US8234425B1 (en) | 2007-06-27 | 2012-07-31 | Marvell International Ltd. | Arbiter module |
US7949817B1 (en) | 2007-07-31 | 2011-05-24 | Marvell International Ltd. | Adaptive bus profiler |
US8582448B2 (en) * | 2007-10-22 | 2013-11-12 | Dell Products L.P. | Method and apparatus for power throttling of highspeed multi-lane serial links |
US7711886B2 (en) * | 2007-12-13 | 2010-05-04 | International Business Machines Corporation | Dynamically allocating communication lanes for a plurality of input/output (‘I/O’) adapter sockets in a point-to-point, serial I/O expansion subsystem of a computing system |
US7809869B2 (en) * | 2007-12-20 | 2010-10-05 | International Business Machines Corporation | Throttling a point-to-point, serial input/output expansion subsystem within a computing system |
US8131915B1 (en) | 2008-04-11 | 2012-03-06 | Marvell Intentional Ltd. | Modifying or overwriting data stored in flash memory |
US8683085B1 (en) | 2008-05-06 | 2014-03-25 | Marvell International Ltd. | USB interface configurable for host or device mode |
US8601296B2 (en) * | 2008-12-31 | 2013-12-03 | Intel Corporation | Downstream device service latency reporting for power management |
US8423710B1 (en) | 2009-03-23 | 2013-04-16 | Marvell International Ltd. | Sequential writes to flash memory |
US8213236B1 (en) | 2009-04-21 | 2012-07-03 | Marvell International Ltd. | Flash memory |
US8688922B1 (en) | 2010-03-11 | 2014-04-01 | Marvell International Ltd | Hardware-supported memory management |
KR101260561B1 (ko) * | 2010-03-12 | 2013-05-06 | 한국전자통신연구원 | 다중 레인 기반의 고속 이더넷에서 동적 레인 운영 방법 및 그 장치 |
US8756394B1 (en) | 2010-07-07 | 2014-06-17 | Marvell International Ltd. | Multi-dimension memory timing tuner |
JP5644859B2 (ja) * | 2010-08-19 | 2014-12-24 | 富士通株式会社 | バス制御装置及びバス制御方法 |
US8762760B2 (en) | 2010-09-14 | 2014-06-24 | Xilinx, Inc. | Method and apparatus for adaptive power control in a multi-lane communication channel |
TWI493332B (zh) * | 2011-11-29 | 2015-07-21 | Intel Corp | 用於電力管理的方法與設備及其平台與電腦可讀取媒體 |
WO2013095422A1 (en) * | 2011-12-21 | 2013-06-27 | Intel Corporation | Dynamic link width adjustment |
US9043526B2 (en) * | 2012-06-20 | 2015-05-26 | International Business Machines Corporation | Versatile lane configuration using a PCIe PIe-8 interface |
US9152595B2 (en) * | 2012-10-18 | 2015-10-06 | Qualcomm Incorporated | Processor-based system hybrid ring bus interconnects, and related devices, processor-based systems, and methods |
US9395795B2 (en) * | 2013-09-20 | 2016-07-19 | Apple Inc. | System power management using communication bus protocols |
US10007441B2 (en) | 2014-04-30 | 2018-06-26 | Hewlett Packard Enterprise Development Lp | Storage system bandwidth adjustment |
US20150324311A1 (en) * | 2014-05-08 | 2015-11-12 | International Business Machines Corporation | Allocating lanes of a serial computer expansion bus among installed devices |
WO2016036374A1 (en) | 2014-09-04 | 2016-03-10 | Hewlett Packard Enterprise Development Lp | Storage system bandwidth determination |
US10296484B2 (en) * | 2015-12-01 | 2019-05-21 | International Business Machines Corporation | Dynamic re-allocation of computer bus lanes |
US10331605B2 (en) | 2016-08-30 | 2019-06-25 | International Business Machines Corporation | Dynamic re-allocation of signal lanes |
US11157068B2 (en) * | 2019-01-25 | 2021-10-26 | Intel Corporation | Power state management for lanes of a communication port |
US11836101B2 (en) * | 2019-11-27 | 2023-12-05 | Intel Corporation | Partial link width states for bidirectional multilane links |
US11487683B2 (en) * | 2020-04-15 | 2022-11-01 | AyDeeKay LLC | Seamlessly integrated microcontroller chip |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6138194A (en) * | 1998-06-08 | 2000-10-24 | Micron Electronics, Inc. | Apparatus for sensing movement of a bus card and automatically removing power from the bus card |
US20030088799A1 (en) * | 2001-11-05 | 2003-05-08 | Bodas Devadatta V. | Method and apparatus for regulation of electrical component temperature and power consumption rate through bus width reconfiguration |
US6590432B1 (en) | 2002-09-26 | 2003-07-08 | Pericom Semiconductor Corp. | Low-voltage differential driver with opened eye pattern |
US7802049B2 (en) | 2002-10-30 | 2010-09-21 | Intel Corporation | Links having flexible lane allocation |
US7203853B2 (en) | 2002-11-22 | 2007-04-10 | Intel Corporation | Apparatus and method for low latency power management on a serial data link |
US7136953B1 (en) * | 2003-05-07 | 2006-11-14 | Nvidia Corporation | Apparatus, system, and method for bus link width optimization |
US7099969B2 (en) * | 2003-11-06 | 2006-08-29 | Dell Products L.P. | Dynamic reconfiguration of PCI Express links |
US20050206345A1 (en) * | 2004-03-18 | 2005-09-22 | Arif Maskatia | Power management method for an electronic apparatus |
US7596638B2 (en) * | 2004-06-21 | 2009-09-29 | Intel Corporation | Method, system, and apparatus to decrease CPU temperature through I/O bus throttling |
US7480808B2 (en) * | 2004-07-16 | 2009-01-20 | Ati Technologies Ulc | Method and apparatus for managing power consumption relating to a differential serial communication link |
US7539809B2 (en) * | 2005-08-19 | 2009-05-26 | Dell Products L.P. | System and method for dynamic adjustment of an information handling systems graphics bus |
US20070094436A1 (en) * | 2005-10-20 | 2007-04-26 | Keown William F Jr | System and method for thermal management in PCI express system |
-
2005
- 2005-10-26 US US11/259,284 patent/US7447824B2/en not_active Expired - Fee Related
-
2006
- 2006-09-27 EP EP06020290.0A patent/EP1780624B1/en not_active Not-in-force
- 2006-10-16 JP JP2006281047A patent/JP4404887B2/ja not_active Expired - Fee Related
- 2006-10-26 CN CNA2006101365304A patent/CN1955887A/zh active Pending
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009259217A (ja) * | 2008-03-18 | 2009-11-05 | Ricoh Co Ltd | データ処理回路、省電力方法、省電力プログラム、記録媒体及び機器 |
JP2010147702A (ja) * | 2008-12-17 | 2010-07-01 | Fuji Xerox Co Ltd | 情報伝送システム、情報送信装置及び情報受信装置 |
JP2011123798A (ja) * | 2009-12-14 | 2011-06-23 | Nec Computertechno Ltd | データ転送装置及び方法 |
JP2011181006A (ja) * | 2010-03-03 | 2011-09-15 | Ricoh Co Ltd | データ通信装置、情報処理装置、データ通信方法、データ通信プログラム及び記録媒体 |
JP2016532208A (ja) * | 2013-09-27 | 2016-10-13 | インテル コーポレイション | 統合されたPCIeコントローラのための改善された電力制御技術 |
KR101832983B1 (ko) * | 2013-09-27 | 2018-02-28 | 인텔 코포레이션 | 통합된 pcie 제어기에 대한 개선된 전력 제어 기법 |
US10496152B2 (en) | 2013-09-27 | 2019-12-03 | Intel Corporation | Power control techniques for integrated PCIe controllers |
JP2016048500A (ja) * | 2014-08-28 | 2016-04-07 | 富士通株式会社 | 情報処理システム、情報処理装置、及び情報処理システムの制御方法 |
Also Published As
Publication number | Publication date |
---|---|
EP1780624A3 (en) | 2014-05-07 |
US20070094437A1 (en) | 2007-04-26 |
CN1955887A (zh) | 2007-05-02 |
EP1780624A2 (en) | 2007-05-02 |
JP4404887B2 (ja) | 2010-01-27 |
EP1780624B1 (en) | 2018-01-24 |
US7447824B2 (en) | 2008-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4404887B2 (ja) | 動的レーン管理システム及び方法 | |
US9760158B2 (en) | Forcing a processor into a low power state | |
JP5730999B2 (ja) | ストレージドライブの管理 | |
JP5707321B2 (ja) | スリーププロセッサ | |
USRE47658E1 (en) | Heat dissipation system for computers | |
TWI564704B (zh) | 省電處理器架構 | |
US10817043B2 (en) | System and method for entering and exiting sleep mode in a graphics subsystem | |
US8880922B2 (en) | Computer and power management system for computer | |
EP2703944A2 (en) | Processor, information processing apparatus, and power consumption management method | |
US20130219206A1 (en) | Method And Apparatus For Reducing Server Power Supply Size And Cost | |
WO2012143945A2 (en) | Power management in multi host computing systems | |
TWI608339B (zh) | 控制微伺服器中的電源管理之設備、方法及系統 | |
US10571992B2 (en) | Electronic device having a controller to enter a low power mode | |
US20150370309A1 (en) | Peripheral device assistance in reducing cpu power consumption | |
US7206883B2 (en) | Interruption control system and method | |
CN103970253A (zh) | 省电操作方法与电子装置 | |
TW201407359A (zh) | 菊花鏈串接裝置及其系統 | |
JP6409218B2 (ja) | 電力効率の優れたプロセッサアーキテクチャ | |
JP4761950B2 (ja) | 入出力処理装置 | |
JP2011028781A (ja) | 情報処理装置およびその制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090202 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090422 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090625 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090917 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091013 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091102 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121113 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4404887 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121113 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131113 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |