JP2005064259A - Printed wiring board manufacturing method - Google Patents

Printed wiring board manufacturing method Download PDF

Info

Publication number
JP2005064259A
JP2005064259A JP2003292700A JP2003292700A JP2005064259A JP 2005064259 A JP2005064259 A JP 2005064259A JP 2003292700 A JP2003292700 A JP 2003292700A JP 2003292700 A JP2003292700 A JP 2003292700A JP 2005064259 A JP2005064259 A JP 2005064259A
Authority
JP
Japan
Prior art keywords
printed wiring
wiring board
laser
layer
opening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003292700A
Other languages
Japanese (ja)
Inventor
Isato Abe
勇人 安部
Tsunekazu Yamazaki
常和 山▲崎▼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon CMK Corp
CMK Corp
Original Assignee
Nippon CMK Corp
CMK Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon CMK Corp, CMK Corp filed Critical Nippon CMK Corp
Priority to JP2003292700A priority Critical patent/JP2005064259A/en
Publication of JP2005064259A publication Critical patent/JP2005064259A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a printed wiring board manufacturing method whereby a small-diameter BVH or a long hole is efficiently formed in a conductor layer by laser application without causing a hollow in an insulating layer. <P>SOLUTION: The printed wiring board manufacturing method comprises a step wherein an aperture is provided by removing the upper conductor layer in a substrate having at least two conductor layers on its surfaces; and a step wherein the aperture is irradiated with a laser beam which is larger in diameter than the aperture and defocused but homogeneous in energy density, for the removal of the insulating layer for the exposure of the lower conductor layer. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、プリント配線板の製造方法、特にレーザによる穴明け方法に係るプリント配線板の製造方法に関する。   The present invention relates to a method for manufacturing a printed wiring board, and more particularly to a method for manufacturing a printed wiring board according to a laser drilling method.

従来、レーザ加工での非貫通穴の形成方法は、レーザのビームをフォーカスさせて穴加工を行っている。具体的には、最外層の導体層をマスクとして加工するコンフォーマル工法と最外層の導体層をレーザによる穴明けより大きめに導体層を除去するラージウインドウ工法の2種類がある。   Conventionally, a non-through hole forming method in laser processing is performed by focusing a laser beam. Specifically, there are two types, a conformal method for processing using the outermost conductor layer as a mask, and a large window method for removing the outermost conductor layer larger than the laser drilling.

まず、前者のコンフォーマル工法を利用して丸穴BVHを加工する従来技術を図2を用いて説明する。
図2は、従来の工程を示すもので、(1)はプリント配線板の加工面を上から見た平面説明図であり、(2)はその断面説明図である。
First, the prior art which processes the round hole BVH using the former conformal construction method is demonstrated using FIG.
2A and 2B show a conventional process, in which FIG. 2A is an explanatory plan view of a processed surface of a printed wiring board as viewed from above, and FIG.

図2(a):両面銅張積層板を写真法にて回路形成を施した、両面基板をコア基板とし、上下にプリプレグ、更に銅箔を重ねて積層した4層基板21を用意する。
図2(b):次いで、外層の導体層22を予めレーザの照射径より小さめで丸状の開口部23をエッチングにて形成する。
図2(c):次いで、開口部23よりも大きいレーザビーム径で、かつフォーカスさせてレーザビーム24を照射する。
図2(d):当該レーザ照射により、下層の導体層26までの絶縁層除去部25を形成する。
図2(e):次いで、全面に無電解・電解めっき27を施す。
以上の工程により丸穴BVHを加工形成する(例えば、特許文献1参照。)。
FIG. 2 (a): A four-layer board 21 is prepared by laminating a double-sided copper-clad laminate with a photographic method.
FIG. 2B: Next, the outer conductor layer 22 is previously formed smaller than the laser irradiation diameter, and a round opening 23 is formed by etching.
FIG. 2C: Next, the laser beam 24 is irradiated with the laser beam diameter larger than the opening 23 and focused.
FIG. 2D: The insulating layer removal portion 25 up to the lower conductor layer 26 is formed by the laser irradiation.
FIG. 2E: Next, electroless / electrolytic plating 27 is applied to the entire surface.
The round hole BVH is formed by the above process (see, for example, Patent Document 1).

次に、後者のラージウインドウ工法を利用して長穴BVHを加工する従来技術を図3を用いて説明する。
図3は、他の従来の工程を示すもので、(1)はプリント配線板の加工面を上から見た平面説明図であり(2)はその断面説明図である。
Next, a conventional technique for processing the long hole BVH using the latter large window method will be described with reference to FIG.
FIG. 3 shows another conventional process, wherein (1) is an explanatory plan view when the processed surface of the printed wiring board is viewed from above, and (2) is an explanatory cross-sectional view thereof.

図3(a):両面銅張積層板を写真法にて回路形成を施した、両面基板をコア基板とし、上下にプリプレグ、更に銅箔を重ねて積層した4層基板31を用意する。
図3(b):次いで、外層の導体層32を予めレーザの照射径より大きい長穴状の開口部33をエッチングにて形成する。
図3(c):次いで、開口部33よりも小さいレーザビーム径でかつフォーカスさせ、レーザショットを数座標ショットさせてレーザビーム34を照射する。
図3(d):当該レーザ照射により、下層の導体層36までの絶縁層除去部35を形成する。
図3(e):次いで、デスミア処理後、全面に無電解・電解めっき37を施す。
以上の工程により長穴BVHを加工形成する(例えば、特許文献2参照。)。
特公平4−3676号公報 特開平11−87929号公報
FIG. 3 (a): A four-layer board 31 is prepared by laminating a double-sided copper-clad laminate with a photographic method, using a double-sided board as a core board, and stacking prepreg and copper foil on top and bottom.
FIG. 3B: Next, the outer conductor layer 32 is formed in advance by etching an elongated hole-shaped opening 33 larger than the laser irradiation diameter.
FIG. 3C: Next, the laser beam diameter smaller than that of the opening 33 is focused, and the laser shot is irradiated with the laser beam 34 by making several shots of the laser shot.
FIG. 3D: The insulating layer removal portion 35 up to the lower conductor layer 36 is formed by the laser irradiation.
FIG. 3E: Next, after desmear treatment, electroless / electrolytic plating 37 is applied to the entire surface.
The long hole BVH is processed and formed by the above process (for example, refer to Patent Document 2).
Japanese Patent Publication No. 4-3676 Japanese Patent Laid-Open No. 11-87929

益々、接続穴(非貫通穴)が小径化していくにつれ、層間の接続信頼性が問題となってきている。最近では、穴径の小径化により底面の接続する導体面積も小さくなっている。穴明けのズレの問題やコンフォーマル工法によるレーザ穴明け時の絶縁層の抉れ等の問題が発生している。長穴の場合は、真円によるレーザ加工を行うと長穴の長手方向の樹脂が残るという問題も発生している。   As connection holes (non-through holes) become smaller in diameter, connection reliability between layers has become a problem. Recently, the area of the conductor connected to the bottom surface has been reduced due to the reduction in the hole diameter. There have been problems such as drilling misalignment and insulation layer squeezing during laser drilling by the conformal method. In the case of a long hole, there is a problem that resin in the longitudinal direction of the long hole remains when laser processing is performed with a perfect circle.

また、層間接続の向上の為、穴の形状が丸形状から長穴形状に移行しつつある。   In addition, the hole shape is shifting from a round shape to a long hole shape in order to improve interlayer connection.

長穴形状を形成するには、表層の導電層を予め加工する長穴より大きめにエッチングにて形成し(ラージウインドウ工法)、レーザによる穴加工を連続的に長手方向にずらしながら加工する場合、レーザショットを数座標ショットして長穴加工するため大変時間がかかり生産効率が悪いという問題が発生していた。   In order to form a long hole shape, the surface conductive layer is formed by etching larger than the long hole to be processed in advance (large window method), and the hole processing by the laser is processed while continuously shifting in the longitudinal direction, A long time is required for processing a long hole by making several coordinate shots of the laser shot, and there has been a problem that the production efficiency is poor.

本発明は、上記問題点に鑑み、特にモジュール基板等で、小径のBVHを形成する際、上層と下層の接続信頼性を向上させ、更に生産効率を上げることを目的とする。   In view of the above problems, an object of the present invention is to improve the connection reliability between the upper layer and the lower layer, and further increase the production efficiency, particularly when forming a small-diameter BVH on a module substrate or the like.

本発明は上記目的を達成するため、少なくとも表裏2層以上の導体層を備えた基板の上層の導体層を除去して開口部を形成する工程と、前記開口部に当該開口部より大きい径かつデフォーカスされてエネルギー密度が均一のレーザビームを照射して、下層の導体層までの絶縁層を除去する工程とを有することを特徴とする。   In order to achieve the above object, the present invention provides a step of removing an upper conductor layer of a substrate having at least two conductor layers on the front and back sides to form an opening, and a diameter larger than the opening in the opening. And a step of irradiating a defocused laser beam having a uniform energy density to remove the insulating layer up to the lower conductor layer.

開口部より大径、すなわち開口部を覆うようにレーザを照射することによって穴の形状に関係なく1座標によるレーザ照射が可能になるため、例えば長穴形状になったとしても1座標のレーザ照射で非貫通穴の形成が可能になり、生産効率が向上する。更に、レーザビームがデフォーカスされることによって、レーザの照射エネルギーが均一になり、絶縁層の余分な抉れがなくなるためめっきのつきまわりも良好になり、信頼性の高いBVHが形成できる。   Irradiation with a laser having a diameter larger than that of the opening, that is, covering the opening enables laser irradiation with one coordinate regardless of the shape of the hole. For example, even with a long hole, laser irradiation with one coordinate This makes it possible to form non-through holes, improving production efficiency. Further, by defocusing the laser beam, the irradiation energy of the laser becomes uniform, and there is no excessive sag of the insulating layer, so that the plating coverage is improved and a highly reliable BVH can be formed.

図1を用いて、本発明の実施の形態を説明する。   An embodiment of the present invention will be described with reference to FIG.

図1は、本発明の工程を示すもので、(1)はプリント配線板の最外層を上から見た平面説明図であり、(2)は断面説明図である。   FIG. 1 shows the process of the present invention, wherein (1) is a plan view illustrating the outermost layer of the printed wiring board as viewed from above, and (2) is a cross-sectional view.

図1(a):両面銅張積層板に写真法にて回路形成を行い、樹脂付き銅箔あるいは接着シート、銅箔等を積層して、4層基板1を得る。   FIG. 1A: Circuit formation is performed on a double-sided copper-clad laminate by a photographic method, and a copper foil with resin or an adhesive sheet, a copper foil or the like is laminated to obtain a four-layer substrate 1.

図1(b):次いで、予めレーザ照射径より小さい径で最外層の導体層2をエッチングで除去して開口部3を形成する。尚、長穴形状の開口部3で図示しているが穴の形状は、丸、長穴等その如何を問わない。   FIG. 1B: Next, the outermost conductor layer 2 having a diameter smaller than the laser irradiation diameter is removed in advance by etching to form the opening 3. In addition, although illustrated by the opening part 3 of a long hole shape, the shape of a hole does not ask | require any way, such as a circle and a long hole.

図1(c):次いで、予め除去した開口部3より大きい径で、かつデフォーカスさせてエネルギー密度を均一としたレーザビーム4を照射する。   FIG. 1C: Next, a laser beam 4 having a diameter larger than the opening 3 removed in advance and defocused to make the energy density uniform is irradiated.

図1(d):当該レーザ照射により、下層の導体層6までの絶縁層除去部5を形成する。   FIG. 1D: The insulating layer removal portion 5 up to the lower conductor layer 6 is formed by the laser irradiation.

図1(e):次いで、デスミア工程後、無電解・電解めっき7を施す。
以上の工程によりBVHを加工形成したプリント配線板を得る。
FIG. 1E: Next, after the desmear process, electroless / electrolytic plating 7 is applied.
The printed wiring board which processed and formed BVH by the above process is obtained.

この例では、4層基板を用いて説明をしたが、プリント配線板の構造としては、両面基板あるいは6層以上の多層基板でも構わない。   In this example, a four-layer board has been described, but the structure of the printed wiring board may be a double-sided board or a multilayer board having six or more layers.

実施例1
まずビルドアップされた4層基板1(ビルドアップ層厚90μm)を用意した。
Example 1
First, a built-up four-layer substrate 1 (build-up layer thickness 90 μm) was prepared.

次に、ウインドウエッチングする際の基準穴を設け、その基準穴を基準に、感光性ドライフィルムを写真法にて露光現像しエッチング処理にて所定の位置の銅箔2をサブトラクティブ法によりエッチング処理を行い短手200μm、長手400μmの長穴形状3のウインドウを作成した。この時同時にレーザ加工する際のアライメントマークも作成した。   Next, a reference hole for window etching is provided, and based on the reference hole, the photosensitive dry film is exposed and developed by a photographic method, and the copper foil 2 at a predetermined position is etched by a subtractive method by an etching process. The window of the long hole shape 3 with a short side of 200 μm and a long side of 400 μm was created. At the same time, alignment marks for laser processing were also created.

次に、このアライメントマークを基準に波長913nmの炭酸ガスレーザにより孔明け加工を行った。炭酸ガスレーザ加工条件としてはコンフォーマルマスク法でレーザ機マスク径φ7.0mmを用いレーザビーム径をφ500μmにし、またレーザビーム4形状をテーパのつかないトップハット型に調整し、かつデフォーカスさせ、パルスエネルギー30mj、パルス幅7μs、ショット数8ショット照射して長穴形状BVH(テーパ角0度)を得た。   Next, drilling was performed with a carbon dioxide gas laser having a wavelength of 913 nm using this alignment mark as a reference. The carbon dioxide laser processing conditions include a conformal mask method with a laser mask diameter of 7.0 mm, a laser beam diameter of 500 μm, a laser beam 4 shape that is adjusted to a top-hat type without taper, defocused, and pulsed. Irradiation with an energy of 30 mj, a pulse width of 7 μs, and a shot number of 8 shots gave an elongated hole shape BVH (taper angle 0 degree).

次に、過マンガン酸ナトリウムを主成分とした溶液を用いてデスミア処理を行なった後、硫酸銅めっきにて銅めっき処理7を行い導通孔を得、プリント配線板を製造した。   Next, after performing a desmear process using the solution which has sodium permanganate as a main component, the copper plating process 7 was performed by copper sulfate plating, the conduction hole was obtained, and the printed wiring board was manufactured.

本発明方法による製造例を示す概略工程説明図。The schematic process explanatory drawing which shows the manufacture example by the method of this invention. 従来のコンフォーマル工法による製造例を示す概略工程説明図。Schematic process explanatory drawing which shows the example of manufacture by the conventional conformal construction method. 従来のラージウインドウ工法による製造例を示す概略工程説明図。Schematic process explanatory drawing which shows the example of manufacture by the conventional large window construction method.

符号の説明Explanation of symbols

1,21,31:4層基板
2,22,23:導体層
3,23,33:開口部
4,24,34:レーザビーム
5,25,35:絶縁層除去部
6,26,36:下層の導体層
7,27,37:無電解・電解銅めっき
1, 2, 31: Four-layer substrate 2, 22, 23: Conductor layer 3, 23, 33: Opening 4, 24, 34: Laser beam 5, 25, 35: Insulating layer removing part 6, 26, 36: Lower layer Conductor layers 7, 27, 37: Electroless and electrolytic copper plating

Claims (2)

少なくとも表裏2層以上の導体層を備えた基板の上層の導体層を除去して開口部を形成する工程と、前記開口部に当該開口部より大きい径かつデフォーカスされてエネルギー密度が均一のレーザビームを照射して、下層の導体層までの絶縁層を除去する工程とを有することを特徴とするプリント配線板の製造方法。   A step of removing an upper conductor layer of a substrate having at least two conductor layers on the front and back sides and forming an opening; and a laser having a larger diameter and a defocused and larger energy density than the opening in the opening. And a step of irradiating the beam to remove the insulating layer up to the lower conductor layer. 開口部の形状が丸穴又は長穴であることを特徴とする請求項1記載のプリント配線板の製造方法。   The printed wiring board manufacturing method according to claim 1, wherein the shape of the opening is a round hole or a long hole.
JP2003292700A 2003-08-13 2003-08-13 Printed wiring board manufacturing method Pending JP2005064259A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003292700A JP2005064259A (en) 2003-08-13 2003-08-13 Printed wiring board manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003292700A JP2005064259A (en) 2003-08-13 2003-08-13 Printed wiring board manufacturing method

Publications (1)

Publication Number Publication Date
JP2005064259A true JP2005064259A (en) 2005-03-10

Family

ID=34369933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003292700A Pending JP2005064259A (en) 2003-08-13 2003-08-13 Printed wiring board manufacturing method

Country Status (1)

Country Link
JP (1) JP2005064259A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008042079A (en) * 2006-08-09 2008-02-21 Nippon Chemicon Corp Electrolytic capacitor, and fabrication method thereof
CN114080100A (en) * 2020-08-21 2022-02-22 欣兴电子股份有限公司 Circuit board and method for forming holes thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008042079A (en) * 2006-08-09 2008-02-21 Nippon Chemicon Corp Electrolytic capacitor, and fabrication method thereof
CN114080100A (en) * 2020-08-21 2022-02-22 欣兴电子股份有限公司 Circuit board and method for forming holes thereof

Similar Documents

Publication Publication Date Title
US20050244621A1 (en) Printed circuit board and method for processing printed circuit board
KR102518566B1 (en) Printed wiring board and method for manufacturing same
JP2008235801A (en) Multi-layer printed wiring board and manufacturing method therefor
JP5014878B2 (en) Multilayer printed wiring board manufacturing method and wiring board
WO2018181742A1 (en) Method for producing printed circuit board
JP5073395B2 (en) Manufacturing method of multilayer printed wiring board
US20070017698A1 (en) Multilayer printed wiring board fabrication method and multilayer printed wiring board
JPH1075069A (en) Manufacture of build-up multi-layer printed circuit board using yag laser
JP2009117448A (en) Method for manufacturing printed-circuit board
TWI487451B (en) Manufacturing method of multilayer printed wiring board
JP3596374B2 (en) Manufacturing method of multilayer printed wiring board
US6523257B1 (en) Method for forming fine through hole conduction portion of circuit board
JP2005064259A (en) Printed wiring board manufacturing method
JP4153328B2 (en) Manufacturing method of multilayer printed wiring board
JP2000269647A (en) Single-side circuit board, multilayer printed wiring board and manufacture thereof
JP2002134918A (en) Method for manufacturing multilayer printed wiring board
JP4791648B2 (en) Non-through hole processing method for printed wiring board
JP2004071749A (en) Method of manufacturing multilayer circuit wiring board
KR20090106723A (en) Manufacturing method of build-up multi pcb using CO2 laser direct method
JP2005340785A (en) Printed circuit board, processing method of printed circuit board, and manufacturing method of printed circuit board
JP2001267748A (en) Multi-layered printed wiring board and its manufacturing method
JP2003209364A (en) Manufacturing method for multilayer printed wiring board
KR100328252B1 (en) A method of fabricating multi printed circuit board using yag laser
JP2003318535A (en) Method of manufacturing printed wiring board
JP2005268568A (en) Production method of multilayer printed wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060519

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081118

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090324