JP2000216850A - Synchronization control system - Google Patents

Synchronization control system

Info

Publication number
JP2000216850A
JP2000216850A JP11014672A JP1467299A JP2000216850A JP 2000216850 A JP2000216850 A JP 2000216850A JP 11014672 A JP11014672 A JP 11014672A JP 1467299 A JP1467299 A JP 1467299A JP 2000216850 A JP2000216850 A JP 2000216850A
Authority
JP
Japan
Prior art keywords
station
synchronization
reference station
burst
general
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11014672A
Other languages
Japanese (ja)
Other versions
JP4108215B2 (en
Inventor
Masayuki Ogasawara
正幸 小笠原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd filed Critical NEC Engineering Ltd
Priority to JP01467299A priority Critical patent/JP4108215B2/en
Publication of JP2000216850A publication Critical patent/JP2000216850A/en
Application granted granted Critical
Publication of JP4108215B2 publication Critical patent/JP4108215B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a synchronization control system between a reference station and a general station, that is promptly restored even when an abnormality in a synchronization burst or instantaneous break of power of the reference station occurs. SOLUTION: The synchronization control system is constituted by providing the reference station 10 and plural general stations 20. A reference station synchronizing burst generating circuit 12, a burst monitoring circuit 15, a power instantaneous break detecting circuit 14 and a transmission stopping circuit 13 are included in the reference station 10. When the abnormality is detected, transmission of the reference station burst is stopped by the transmission stopping circuit 13. When burst break is detected by a break detecting circuit 21, control timing at normal time is held and communication is continued at the general stations 20.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【０００１】[0001]

【発明の属する技術分野】本発明は同期制御方式、特に
ＴＤＭＡ（Ｔｉｍｅ Ｄｉｖｉｓｉｏｎ Ｍｕｌｔｉｐ
ｌｅ Ａｃｃｅｓｓ＝時分割多元接続方式）通信方式の
同期制御方式に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a synchronous control system, and more particularly to a TDMA (Time Division Multiple).
le Access = time division multiple access method) This relates to a synchronization control method of a communication method.

【０００２】[0002]

【従来の技術】ＴＤＭＡ通信方式は、複数の局が同一周
波数を時分割で共有し、各局が割り当てられた時間帯で
のみ信号を送出する方式である。各バースト信号が、無
線回線上で重ならないようにシステム的なタイミングの
制御が必要である。この為に、各局は、時間基準として
基準局が送出する基準局同期信号を受信し、基準局まで
の距離差を考慮した送信タイミングの制御を行い、安定
に送信同期を維持する必要がある。この為のタイミング
制御方式としては、基準局が各一般局を集中管理し、各
一般局は、基準局の指示に従うフィードバックループに
よる制御を行うのが一般的である。2. Description of the Related Art The TDMA communication system is a system in which a plurality of stations share the same frequency in a time-division manner, and each station transmits a signal only in an assigned time zone. It is necessary to control the timing of the system so that the burst signals do not overlap on the radio line. For this reason, each station needs to receive a reference station synchronization signal transmitted by the reference station as a time reference, control transmission timing in consideration of a distance difference to the reference station, and maintain stable transmission synchronization. As a timing control method for this purpose, it is common that the reference station centrally manages each general station, and each general station performs control by a feedback loop according to the instruction of the reference station.

【０００３】従来、電源瞬断等に対するこの種の制御方
式は、例えば特開平５−３３６０２１号公報の「ＴＤＭ
Ａ通信同期制御回路」や特開平４−６５９２６号公報の
「衛星通信用ＴＤＭＡ端局装置」等に開示されている。
即ち、電源瞬断復帰後の同期確立や運行状態の迅速な復
旧を意図している。これら従来技術につき、以下に簡単
に説明する。Conventionally, this type of control method for instantaneous power interruption or the like is disclosed in, for example, Japanese Patent Application Laid-Open No.
A communication synchronization control circuit "and" TDMA terminal device for satellite communication "in JP-A-4-65926.
In other words, it is intended to establish synchronization after the return from the instantaneous power interruption and to quickly restore the operation state. These prior arts will be briefly described below.

【０００４】図４は、上述した従来技術のうち前者の公
報に開示される「ＴＤＭＡ通信同期制御回路」のブロッ
ク図である。この同期制御回路は、受信電界レベル信号
が入力される狭帯域フィルタ１００及びＡ／Ｄ（アナロ
グ／デジタル）変換機１０９、遅延回路１０１、ビット
同期回路１０２、受信信号が入力される復調部１０３、
信号識別部１０４、基準クロック発生部１０５、更に信
号識別部１０４、基準クロック発生部１０５、ビット同
期回路１０２及びＡ／Ｄ変換器１０９に接続される制御
部１０６、電源を受けて制御部１０６に接続される瞬断
検出回路１０７、１０８を有する。FIG. 4 is a block diagram of a "TDMA communication synchronization control circuit" disclosed in the former publication of the above-mentioned prior art. The synchronization control circuit includes a narrow-band filter 100 to which a reception electric field level signal is input, an A / D (analog / digital) converter 109, a delay circuit 101, a bit synchronization circuit 102, a demodulation unit 103 to which a reception signal is input,
The signal identification unit 104, the reference clock generation unit 105, the control unit 106 connected to the signal identification unit 104, the reference clock generation unit 105, the bit synchronization circuit 102, and the A / D converter 109. It has instantaneous interruption detection circuits 107 and 108 connected thereto.

【０００５】基準局とデータ送受信を行う一般局におい
て、受信電界レベル信号は、狭帯域フィルタ１００で帯
域制限されて、遅延回路１０１に入力される。ビット同
期回路１０２は、受信信号から抽出したクロック成分を
基準クロック発生部１０５からの基準クロックＢで位相
修正して再生クロックＣを信号識別部１０４に出力す
る。In a general station that transmits and receives data to and from a reference station, the received electric field level signal is band-limited by a narrow band filter 100 and input to a delay circuit 101. The bit synchronization circuit 102 corrects the phase of the clock component extracted from the received signal with the reference clock B from the reference clock generation unit 105, and outputs the reproduced clock C to the signal identification unit 104.

【０００６】また、受信信号は、復調部１０３で復調信
号Ｄに復調され、信号識別部１０４で再生クロックＣに
より再生データＥとして制御部１０６に入力される。制
御部１０６は、瞬断時間を計測する第１瞬断検出回路１
０７と、これで設定した時間より長い瞬断時間を計測す
る第２瞬断検出回路１０８とにより断状態を判断する。
瞬断中は同期回路１０２に位相修正を中止させるフリー
ズ／制御信号Ａを制御部１０６がビット同期回路１０２
へ送出する。The received signal is demodulated into a demodulated signal D by a demodulation unit 103, and is input to a control unit 106 as reproduction data E by a reproduction clock C by a signal identification unit 104. The control unit 106 controls the first instantaneous interruption detection circuit 1 that measures the instantaneous interruption time.
07 and the second instantaneous interruption detection circuit 108 that measures an instantaneous interruption time longer than the time set here, determines the interruption state.
During the momentary interruption, the control unit 106 outputs a freeze / control signal A that causes the synchronization circuit 102 to stop the phase correction.
Send to

【０００７】次に、図４に示す制御回路の動作について
説明する。第１瞬断検出回路１０７には、同期確立状態
からフリーランさせたときにビット同期が外れる時点ま
での時間幅を設定し、第２瞬断検出回路１０８には制御
部１０６に内蔵されたＲＡＭの記憶内容が電源断状態で
もメモリバックアップ可能な時間幅と等しく設定してお
く。電源の瞬断が生じた場合、制御部１０６の同期確立
を維持する部分とビット同期回路１０２及び基準クロッ
ク発生部１０５は、電池によってバックアップされる。
更に、このとき、制御部１０６はビット同期回路１０２
を基準クロック発生部１０５の自走クロックで動作させ
るためにフリーラン制御信号Ａを出力する。Next, the operation of the control circuit shown in FIG. 4 will be described. The first instantaneous interruption detection circuit 107 sets the time width until the bit synchronization is lost when the free-run is performed from the synchronization establishment state, and the second instantaneous interruption detection circuit 108 has a RAM built in the control unit 106. Is set equal to the time width during which the memory can be backed up even when the power is off. When an instantaneous power interruption occurs, a part of the control unit 106 that maintains synchronization, the bit synchronization circuit 102, and the reference clock generation unit 105 are backed up by a battery.
Further, at this time, the control unit 106
Output a free-run control signal A in order to operate with the free-running clock of the reference clock generator 105.

【０００８】そして、この電源の瞬断が復帰すると、各
瞬断検出回路１０７、１０８は、計測結果を制御部１０
６に報知する。制御部１０６は、瞬断時間により以下の
ような処理を行う。瞬断時間が第１瞬断検出回路１０７
の設定時間より短い場合には、ビット同期回路１０２に
制御信号Ａの出力を停止してフリーラン動作を中止さ
せ、再度ビット同期動作を開始させる。つまり、短時間
の瞬断の場合には、瞬断直前のフレーム同期タイミング
を保持しておき、ビット同期のみを確立する。When the instantaneous interruption of the power supply is restored, the instantaneous interruption detection circuits 107 and 108 send the measurement results to the control unit 10.
Report to 6. The control unit 106 performs the following processing based on the instantaneous interruption time. Instantaneous interruption time of first instantaneous interruption detection circuit 107
If the time is shorter than the set time, the bit synchronization circuit 102 stops outputting the control signal A, stops the free-run operation, and starts the bit synchronization operation again. That is, in the case of a short-time instantaneous interruption, the frame synchronization timing immediately before the instantaneous interruption is held, and only the bit synchronization is established.

【０００９】また、瞬断時間が第１瞬断検出回路１０７
の設定時間より長いが、第２瞬断検出回路１０８の設定
時間より短い場合は、同期外れとして、再びフレーム同
期を取り始めると共に、ビット同期を行う。更に、第２
瞬断検出回路１０８の設定時間より長い場合は、完全に
電源断と判断して電源投入後の初期設定動作から始め
る。Further, the instantaneous interruption time is determined by the first instantaneous interruption detecting circuit 107.
However, if the time is longer than the set time of the second instantaneous interruption detection circuit 108, it is determined that the synchronization is lost, and the frame synchronization is started again and the bit synchronization is performed. Furthermore, the second
If it is longer than the set time of the instantaneous interruption detecting circuit 108, it is determined that the power is completely turned off, and the operation is started from the initial setting operation after the power is turned on.

【００１０】次に、図５は、特開平０４−０６５９２６
号公報の「衛星通信用ＴＤＭＡ端局装置」のブロック図
である。入力電源の瞬断の発生及び復旧を検出する電源
検出手段２００、ＴＤＭＡ運用に必要なプランデータを
記憶するＡ記憶手段２０２、プランデータや運用状態デ
ータをバックアップするＢ記憶手段２０３、ＴＤＭＡの
運用状態を監視する運用監視手段２０４、電源復旧時に
読み出された運用状態データより瞬断前の運用状態に復
帰させる運用状態制御手段２０５と、必要に応じてこれ
らへ書き込み、読み出しする書き込み／読み出し制御手
段２０１から構成される。Next, FIG. 5 is a diagram showing the configuration of Japanese Patent Application Laid-Open No. 04-065926.
FIG. 1 is a block diagram of a “TDMA terminal station device for satellite communication” in Japanese Patent Application Laid-Open No. H10-209,873. Power supply detecting means 200 for detecting occurrence and recovery of instantaneous interruption of input power, A storing means 202 for storing plan data necessary for TDMA operation, B storing means 203 for backing up plan data and operation state data, operation state of TDMA Operation monitoring means 204 for monitoring the operation status, operation status control means 205 for returning from the operation status data read at the time of power restoration to the operation status before the instantaneous interruption, and write / read control means for writing and reading these as necessary. 201.

【００１１】この動作について説明する。電源検出手段
２００は、電源の瞬断を検出すると、電源断検出信号を
書き込み／読み出し制御手段２０１へ出力する。書き込
み／読み出し制御手段２０１は、Ａ記憶手段２０２から
読み出したプランデータと、運用監視手段２０４で監視
する運用状態データをバッテリバックアップ付きのメモ
リを有するＢ記憶手段２０３に転送してバックアップす
る。電源検出手段２００の電源復旧検出信号により、書
き込み／読み出し制御手段２０１はＢ記憶手段２０３で
バックアップしているプランデータをＡ記憶手段２０２
に、運用状態データを運用状態制御手段２０５に転送す
ることにより、電源断以前の運用状態へ自動的に復帰で
きる。The operation will be described. Upon detecting a momentary power interruption, the power detection means 200 outputs a power interruption detection signal to the write / read control means 201. The writing / reading control unit 201 transfers the plan data read from the A storage unit 202 and the operation status data monitored by the operation monitoring unit 204 to the B storage unit 203 having a memory with a battery backup for backup. In response to the power recovery detection signal from the power detection means 200, the write / read control means 201 stores the plan data backed up by the B storage means 203 in the A storage means 202.
Then, by transferring the operation state data to the operation state control means 205, it is possible to automatically return to the operation state before the power was turned off.

【００１２】[0012]

【発明が解決しようとする課題】 しかし、無線通信に
おけるフェージング等や、衛星通信での降雨減衰等、電
源瞬断以外にも無線回線での同期制御の瞬断が生じる。
回線品質の面で、これらへの対策も必要であり、上述の
従来方式では次のような問題が生じる。However, in addition to the instantaneous interruption of the power supply, such as fading in wireless communication and rainfall attenuation in satellite communication, instantaneous interruption of synchronization control in a wireless line occurs.
It is necessary to take countermeasures against these in terms of line quality, and the above-described conventional method causes the following problems.

【００１３】第１の問題点は、基準局で電源瞬断が生じ
るとシステム全断になるということである。特にシステ
ム収容局数が多い場合、再接続による同期確立及び運用
復旧に時間がかかるという欠点がある。その理由は、従
来技術（１）は一般局についての電源瞬断の保護であ
り、基準局断での制御を対象としていない。つまり、基
準局で瞬断が起こると復帰時にリセット状態となり、基
準局同期信号を任意のタイミングで送出するので、各一
般局は受信同期を取り直すことになり同期断になるため
である。また、従来技術（２）は全断後に運用状態の自
動的復旧を目的としたものであり、同期状態の保持を考
慮していない。The first problem is that if an instantaneous power interruption occurs at the reference station, the system will be completely shut down. In particular, when the number of system accommodation stations is large, there is a disadvantage that it takes time to establish synchronization and restore operation by reconnection. The reason is that the prior art (1) is for protection against instantaneous power interruption of a general station and is not intended for control with reference station interruption. That is, when a momentary interruption occurs in the reference station, the station is reset when returning, and the reference station synchronization signal is transmitted at an arbitrary timing, so that each general station re-establishes the reception synchronization and the synchronization is lost. The prior art (2) aims at automatically restoring the operation state after a complete disconnection, and does not consider maintaining the synchronization state.

【００１４】第２の問題点は、無線通信におけるフェー
ジングや、衛星通信での降雨減衰等、電源瞬断以外にも
無線回線での同期制御に瞬断が生じることがあるが、こ
れらは対象としていない。The second problem is that, in addition to the instantaneous interruption of power supply, such as fading in wireless communication and attenuation of rainfall in satellite communication, instantaneous interruption may occur in synchronization control on a wireless line. Not in.

【００１５】尚、衛星通信の場合等で信頼性確保のため
基準局をサイトダイバーシティとした二重化構成のシス
テムも考えられるが、無線通信における各中継局を二重
化するのはシステムコストが増大することになる。Incidentally, in the case of satellite communication, etc., a system having a duplex configuration in which the reference station is site-diversified to ensure reliability is conceivable. However, duplicating each relay station in wireless communication increases the system cost. .

【００１６】従って、本発明の目的は、運用中に基準局
で電源瞬断または同期制御の瞬断等が生じた場合、各一
般局は前状態のタイミングを保持したまま動作し、基準
局は復旧時に、一般局が送信するタイミングを監視して
基準局同期信号の送出タイミングを合わせ込むことによ
り、一般局の再接続の迅速化を図る同期制御方式を提供
することにある。Accordingly, an object of the present invention is to provide a general station that operates while maintaining the previous state when a power interruption or an instantaneous interruption of synchronous control occurs at a reference station during operation, and that the reference station operates at the time of restoration. Another object of the present invention is to provide a synchronization control method for speeding up reconnection of a general station by monitoring the transmission timing of a general station and adjusting the transmission timing of a reference station synchronization signal.

【００１７】[0017]

【課題を解決するための手段】前述の課題を解決するた
め、本発明による同期制御回路は、次のような特徴的な
構成を採用している。In order to solve the above-mentioned problems, a synchronous control circuit according to the present invention employs the following characteristic configuration.

【００１８】（１）基準局と複数の一般局とで構成さ
れ、前記基準局が前記一般局に対して同期制御を行うＴ
ＤＭＡ通信システムの同期制御方式において、前記基準
局が電源瞬断を検出したとき、基準局同期バーストを一
時的に中断して前記一般局の同期制御を停止し、前記一
般局は、前記基準局同期バーストの断を検出すると、前
記基準局が正常時の制御タイミングを保持して通信を継
続する同期制御方式。(1) Consisting of a reference station and a plurality of general stations, the reference station performs a synchronous control on the general station.
In the synchronous control method of the DMA communication system, when the reference station detects an instantaneous power interruption, the reference station synchronization burst is temporarily interrupted to stop the synchronization control of the general station. When a disconnection is detected, the reference station keeps the control timing in a normal state and continues the communication to perform the communication.

【００１９】（２）前記基準局の前記電源瞬断が復旧す
ると、前記一般局が送出するバースト信号を受信して送
信タイミングを監視し、該タイミングに合わせて前記基
準局同期バーストを送出することにより同期を継続する
上記（１）の同期制御方式。(2) When the instantaneous power interruption of the reference station is restored, a burst signal transmitted by the general station is received, transmission timing is monitored, and the reference station synchronization burst is transmitted in accordance with the timing to synchronize. (1).

【００２０】（３）前記基準局で同期制御に異常が検出
されたとき、前記基準局同期バーストを一時的に中断す
る上記（１）又は（２）の同期制御方式。(3) The synchronization control method according to the above (1) or (2), wherein when an abnormality is detected in the synchronization control at the reference station, the reference station synchronization burst is temporarily interrupted.

【００２１】（４）前記基準局及び前記一般局には夫々
ＲＦ回路を備え、無線回線を用いて同期制御を行う上記
（１）、（２）又は（３）の同期制御方式。(4) The synchronization control method according to the above (1), (2) or (3), wherein the reference station and the general station each include an RF circuit, and perform synchronization control using a radio line.

【００２２】（５）前記基準局及び前記一般局は、通信
衛星等回線を介して同期制御を行う上記（１）、
（２）、（３）又は（４）の同期制御方式。(5) The reference station and the general station perform synchronization control via a line such as a communication satellite.
(2) The synchronization control method of (3) or (4).

【００２３】（６）前記基準局には、衛星のドプラー変
動を補正する衛星変動測定部を有する上記（５）の同期
制御方式。(6) The synchronous control method according to the above (5), wherein the reference station has a satellite fluctuation measuring section for correcting the Doppler fluctuation of the satellite.

【００２４】[0024]

【発明の実施の形態】以下、本発明による同期制御方式
の好適実施形態例の構成及び動作を添付図１乃至図３を
参照して詳細に説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The structure and operation of a preferred embodiment of a synchronous control system according to the present invention will be described below in detail with reference to FIGS.

【００２５】図１は、本発明の同期制御方式の第１実施
形態例のブロック図である。この同期制御方式は、基準
局１０と一般局２０とより構成される（尚、一般局は、
複数局のうちの１局のみを図示する）。基準局１０は、
基準フレームカウンタ１１、基準局同期バースト発生回
路１２、送信停止回路１３、瞬断検出回路１４、バース
ト監視回路１５、位相誤差測定回路１６及び一般局遅延
情報回路１７で構成される。また、一般局２０は、断検
出回路２１、遅延量制御回路２２、位置補正回路２３、
加算回路２４及び固定遅延回路２５で構成される。FIG. 1 is a block diagram of a first embodiment of the synchronization control system of the present invention. This synchronization control method includes a reference station 10 and a general station 20.
Only one of the plurality of stations is shown). The reference station 10
It comprises a reference frame counter 11, a reference station synchronous burst generation circuit 12, a transmission stop circuit 13, an instantaneous interruption detection circuit 14, a burst monitoring circuit 15, a phase error measurement circuit 16, and a general station delay information circuit 17. The general station 20 includes a disconnection detection circuit 21, a delay amount control circuit 22, a position correction circuit 23,
It comprises an adder circuit 24 and a fixed delay circuit 25.

【００２６】次に、図１に示す同期制御方式の動作を説
明する。基準局１０は、システムの時間基準として、基
準フレームカウンタ１１で生成するＴＤＭＡフレーム周
期の基準局同期バースト１２を常に送信する。一般局２
０は、基準局同期バースト中のユニークワードを検出し
て受信フレーム同期を確立する。そして、基準局１０の
同期バースト１２に含まれる遅延情報を取り込み、遅延
制御量２２として位置誤差補正２３のために、設置され
る局固有の固定遅延２５と加算器２４で加算された後、
送信タイミングとして制御され、このタイミングで一般
局バーストが送信される。Next, the operation of the synchronous control system shown in FIG. 1 will be described. The reference station 10 always transmits a reference station synchronization burst 12 of a TDMA frame period generated by a reference frame counter 11 as a system time reference. General station 2
0 detects a unique word in the reference station synchronization burst and establishes reception frame synchronization. Then, the delay information included in the synchronization burst 12 of the reference station 10 is fetched and added as a delay control amount 22 by the adder 24 to the station-specific fixed delay 25 to be installed for the position error correction 23.
Control is performed as transmission timing, and a general station burst is transmitted at this timing.

【００２７】基準局１０では、バースト監視１５で一般
局バーストを監視し、位置誤差測定１６を行う。そし
て、位置誤差を各局毎に平均化し、正規位置になるよう
に一般局遅延情報１７を基準局同期バースト１２で送信
して、送信バースト同期を確立させる。基準局１０で電
源瞬断または同期制御異常を瞬断検出１４で検出した場
合、異常動作で各一般局２０が追随しないように一時的
に基準局同期バーストを送信停止１３する。このとき、
一般局２０は断検出２１で基準局同期バーストの断を検
出して位置補正２３をホールドし、送信タイミング及び
システムクロック同期を保持する。In the reference station 10, a burst monitor 15 monitors a general station burst and performs a position error measurement 16. Then, the position error is averaged for each station, and the general station delay information 17 is transmitted in the reference station synchronization burst 12 so as to be at the normal position, thereby establishing transmission burst synchronization. When the reference station 10 detects an instantaneous power interruption or synchronization control abnormality in the instantaneous interruption detection 14, the transmission of the reference station synchronization burst is temporarily stopped 13 so that each general station 20 does not follow the abnormal operation. At this time,
The general station 20 detects the disconnection of the reference station synchronization burst by the disconnection detection 21 and holds the position correction 23 to maintain the transmission timing and the system clock synchronization.

【００２８】すなわち、クロックはフリーラン状態とな
り、システム構成及びクロックの安定度にも依るが、分
オーダーでシステム保持は可能である。その間に基準局
１０で瞬断が復旧したとき、基準局１０は一般局バース
トの送信タイミングを基に基準局同期バーストのタイミ
ングを補正する。つまり、独自のタイミングで送出する
のではなく、瞬断前に一般局２０に送出していたタイミ
ングに合わせ込んだ形で基準局同期バーストを送出す
る。これにより、従来のシステム全断を回避することが
できる。尚、復旧に時間を要する場合など、無制御状態
は好ましくないのでタイマーを設けて基準局同期バース
ト内のメッセージで各一般局の送信停止を行う。That is, the clock is in a free-run state, and the system can be maintained in the order of minutes, depending on the system configuration and the stability of the clock. In the meantime, when the instantaneous interruption is restored at the reference station 10, the reference station 10 corrects the timing of the reference station synchronization burst based on the transmission timing of the general station burst. In other words, the reference station synchronization burst is not transmitted at its own timing but transmitted in synchronization with the timing transmitted to the general station 20 before the momentary interruption. Thereby, it is possible to avoid the conventional system complete disconnection. In the case where a time is required for recovery or the like, a non-control state is not preferable. Therefore, a timer is provided to stop transmission of each general station by a message in the reference station synchronization burst.

【００２９】次に、図２を参照して、本発明の同期制御
方式の第２実施形態例を説明する。この形態例は、図１
の同期制御方式と類似するので、対応する構成素子には
類似参照符号を使用する。図２の同期制御方式は、無線
回線を介して基準局１０’と複数の一般局２０’とが接
続されている点を特徴とする。その為に、基準局１０’
と一般局２０’とに夫々無線回路（送受信回路）である
ＲＦ１９、２９を有する点で、図１の同期制御方式と相
違する。他は同じであるので、詳細説明は省略する。Next, a second embodiment of the synchronization control system of the present invention will be described with reference to FIG. This embodiment is shown in FIG.
Therefore, similar reference numerals are used for corresponding components. 2 is characterized in that a reference station 10 'and a plurality of general stations 20' are connected via a radio line. Therefore, the reference station 10 '
1 differs from the synchronization control method of FIG. 1 in that the radio communication circuits (transmission / reception circuits) RF19 and 29 are respectively provided in the general station 20 ′ and the general station 20 ′. Other details are the same, and a detailed description will be omitted.

【００３０】図３は、（静止）衛星通信に本発明の同期
制御方式を適用する場合の実施形態例である。この場合
にも、基準局１０”と一般局２０”とを有する。一般局
２０”は、図２の一般局２０’と同様構成である。しか
し、基準局１０”は、衛星３０のドプラー変動が加わる
為に、衛星変動測定回路１８Ａと加算回路１８Ｂとを設
け、基準局同期バーストを自局で折返して衛星変動測定
回路１８Ａで衛星変動測定を行い、衛星変動分を加算回
路１８Ｂで一般局遅延情報１７に加算して基準局バース
ト１２を制御するよう構成している。衛星の場合も、低
レートで短時間（例えば数１０秒程度）であればシステ
ム保持は十分可能である。FIG. 3 shows an embodiment in which the synchronous control system of the present invention is applied to (stationary) satellite communication. Also in this case, it has a reference station 10 "and a general station 20". The general station 20 ″ has the same configuration as the general station 20 ′ in FIG. 2. However, the reference station 10 ″ is provided with a satellite fluctuation measurement circuit 18A and an addition circuit 18B in order to add Doppler fluctuation of the satellite 30, and the reference station The synchronous burst is looped back by its own station, the satellite fluctuation is measured by a satellite fluctuation measuring circuit 18A, and the satellite fluctuation is added to the general station delay information 17 by an adding circuit 18B to control the reference station burst 12. Even in the case of a satellite, if the rate is low and the time is short (for example, about several tens of seconds), the system can be maintained sufficiently.

【００３１】以上、本発明の同期制御方式のいくつかの
実施形態例を詳述した。しかし、本発明は斯る特定実施
形態例のみに限定するべきではなく、種々の変形変更が
可能であることが当業者には容易に理解できよう。The embodiments of the synchronous control system according to the present invention have been described in detail. However, the present invention should not be limited to only the specific embodiment, and those skilled in the art can easily understand that various modifications can be made.

【００３２】[0032]

【発明の効果】 上述した本発明によれば、次のような
顕著な効果が得られる。すなわち、従来であればシステ
ム全断に至る電源瞬断等が基準局で発生した場合でもこ
れを回避でき、回線を継続してシステムの信頼性を向上
できるということである。その理由は、基準局で瞬断が
生じたとき基準局同期バーストを一時的に停止して一般
局の制御を中断し、一般局は基準局同期バーストの断を
検出して前状態のままでタイミングを保持して通信を継
続する。基準局ではさらに瞬断復旧時に、各一般局が送
出するバースト信号を受信して送信タイミングを監視
し、そのシステムタイミングに合わせて基準局同期バー
ストを送出するからである。結果的に、瞬断前にシステ
ムタイミングを一般局に指示しておき、瞬断復旧後に一
般局からそのタイミングを引き継ぐものである。ある程
度の瞬断時間であれば十分な効果を発揮できる。According to the present invention described above, the following remarkable effects can be obtained. In other words, in the related art, even when a momentary power interruption or the like that leads to complete system interruption occurs in the reference station, this can be avoided, and the line can be continued to improve the reliability of the system. The reason is that when an instantaneous interruption occurs in the reference station, the reference station synchronization burst is temporarily stopped to suspend control of the general station, and the general station detects the interruption of the reference station synchronization burst and maintains the timing in the previous state To continue communication. This is because the reference station further receives a burst signal transmitted by each general station at the time of restoration from an instantaneous interruption, monitors transmission timing, and transmits a reference station synchronization burst in synchronization with the system timing. As a result, the system timing is instructed to the general station before the momentary interruption, and the timing is taken over from the general station after the restoration from the momentary interruption. Sufficient effects can be achieved with a certain momentary interruption time.

【図面の簡単な説明】[Brief description of the drawings]

【図１】本発明による同期制御方式の第１実施形態例を
示すブロック図である。FIG. 1 is a block diagram showing a first embodiment of a synchronization control system according to the present invention.

【図２】本発明による同期制御方式の第２実施形態例を
示すブロック図である。FIG. 2 is a block diagram showing a second embodiment of the synchronization control system according to the present invention.

【図３】本発明による同期制御方式の第３実施形態例を
示すブロック図である。FIG. 3 is a block diagram showing a third embodiment of the synchronization control system according to the present invention.

【図４】従来のＴＤＭＡ通信における一般局の同期制御
回路のブロック図である。FIG. 4 is a block diagram of a synchronization control circuit of a general station in the conventional TDMA communication.

【図５】従来の衛星通信用ＴＤＭＡ端局装置のブロック
図である。FIG. 5 is a block diagram of a conventional TDMA terminal device for satellite communication.

【符号の説明】[Explanation of symbols]

１０、１０’、１０” 基準局 １２ 基準局バースト発生回路 １３ バースト送信停止回路 １５ バースト監視回路 １８Ａ 衛星変動測定回路 １９、２９ ＲＦ回路 ２０、２０’、２０” 一般局 ２１ バースト断検出回路 ３０ 信衛星 10, 10 ', 10 "reference station 12 reference station burst generation circuit 13 burst transmission stop circuit 15 burst monitoring circuit 18A satellite fluctuation measurement circuit 19, 29 RF circuit 20, 20', 20" general station 21 burst break detection circuit 30 communication satellite

Claims (6)

【特許請求の範囲】[Claims] 【請求項１】基準局と複数の一般局とで構成され、前記
基準局が前記一般局に対して同期制御を行うＴＤＭＡ通
信システムの同期制御方式において、前記基準局が電源
瞬断を検出したとき、基準局同期バーストを一時的に中
断して前記一般局の同期制御を停止し、前記一般局は、
前記基準局同期バーストの断を検出すると、前記基準局
が正常時の制御タイミングを保持して通信を継続するこ
とを特徴とする同期制御方式。1. A synchronous control system for a TDMA communication system comprising a reference station and a plurality of general stations, wherein the reference station performs synchronous control on the general station. Temporarily suspend the synchronization burst to stop the synchronization control of the general station, the general station,
The synchronization control method according to claim 1, wherein upon detecting the interruption of the reference station synchronization burst, the reference station keeps the control timing in a normal state and continues the communication. 【請求項２】前記基準局の前記電源瞬断が復旧すると、
前記一般局が送出するバースト信号を受信して送信タイ
ミングを監視し、該タイミングに合わせて前記基準局同
期バーストを送出することにより同期を継続することを
特徴とする請求項１に記載の同期制御方式。2. When the instantaneous power interruption of the reference station is restored,
2. The synchronization control method according to claim 1, wherein synchronization is continued by receiving a burst signal transmitted by the general station, monitoring transmission timing, and transmitting the reference station synchronization burst in accordance with the timing. . 【請求項３】前記基準局で同期制御に異常が検出された
とき、前記基準局同期バーストを一時的に中断すること
を特徴とする請求項１又は２に記載の同期制御方式。3. The synchronization control method according to claim 1, wherein when an abnormality is detected in the synchronization control in the reference station, the reference station synchronization burst is temporarily interrupted. 【請求項４】前記基準局及び前記一般局には夫々ＲＦ回
路を備え、無線回線を用いて同期制御を行うことを特徴
とする請求項１、２又は３に記載の同期制御方式。4. The synchronization control method according to claim 1, wherein the reference station and the general station each include an RF circuit, and perform synchronization control using a radio line. 【請求項５】前記基準局及び前記一般局は、通信衛星等
回線を介して同期制御を行うことを特徴とする請求項
１、２、３又は４に記載の同期制御方式。5. The synchronization control method according to claim 1, wherein the reference station and the general station perform synchronization control via a communication satellite line or the like. 【請求項６】前記基準局には、衛星のドプラー変動を補
正する衛星変動測定部を有することを特徴とする請求項
５に記載の同期制御方式。6. The synchronization control method according to claim 5, wherein said reference station has a satellite fluctuation measuring section for correcting Doppler fluctuation of the satellite.
JP01467299A 1999-01-22 1999-01-22 Synchronous control method Expired - Fee Related JP4108215B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP01467299A JP4108215B2 (en) 1999-01-22 1999-01-22 Synchronous control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP01467299A JP4108215B2 (en) 1999-01-22 1999-01-22 Synchronous control method

Publications (2)

Publication Number Publication Date
JP2000216850A true JP2000216850A (en) 2000-08-04
JP4108215B2 JP4108215B2 (en) 2008-06-25

Family

ID=11867723

Family Applications (1)

Application Number Title Priority Date Filing Date
JP01467299A Expired - Fee Related JP4108215B2 (en) 1999-01-22 1999-01-22 Synchronous control method

Country Status (1)

Country Link
JP (1) JP4108215B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005117352A (en) * 2003-10-08 2005-04-28 Nec Saitama Ltd Mobile communication system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005117352A (en) * 2003-10-08 2005-04-28 Nec Saitama Ltd Mobile communication system

Also Published As

Publication number Publication date
JP4108215B2 (en) 2008-06-25

Similar Documents

Publication Publication Date Title
JPS6027241A (en) Battery saving system of radio relay system
US4506357A (en) Method and apparatus for switching loop type transmission lines
JP4108215B2 (en) Synchronous control method
JPH01300631A (en) Satellite communication system
JP3087448B2 (en) TDMA communication synchronization control circuit
JP4069600B2 (en) Main and rear integrated protective relay
JP6614687B1 (en) Wireless terminal, system, method and program
JP7281647B2 (en) Communication device, communication system, and communication method
JPH07112172B2 (en) Wireless communication device
JP3189888B2 (en) Early detection method and system for transceiver failure of wireless base station
JPH0381339B2 (en)
JPS61224524A (en) Loopback test detection/transfer circuit in loop system data transmission system
JPH11284551A (en) One-way communication method from plural transmitters to single receiver
JP2822995B2 (en) Alarm cell generation system
JPH0728252B2 (en) Redundant switching device
JP3117160B2 (en) Working spare switching method for clock
JPH0216080B2 (en)
JP3428201B2 (en) Line switching device
JP2000231685A (en) Rainfall warning detecting device
JPH0227833A (en) Interface system for synchronizing network
JPH10190547A (en) System for monitoring satellite communication earth station
JPH0616629B2 (en) Loop data transmission system
JPH09298530A (en) Transmission frame timing synchronization circuit for active standby system
JPH0318781B2 (en)
JPH0144063B2 (en)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051202

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20080123

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080205

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080321

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080402

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110411

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120411

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees