IT1239707B - Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain - Google Patents

Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain

Info

Publication number
IT1239707B
IT1239707B IT19694A IT1969490A IT1239707B IT 1239707 B IT1239707 B IT 1239707B IT 19694 A IT19694 A IT 19694A IT 1969490 A IT1969490 A IT 1969490A IT 1239707 B IT1239707 B IT 1239707B
Authority
IT
Italy
Prior art keywords
creation
drain
memory cell
low capacity
rom memory
Prior art date
Application number
IT19694A
Other languages
English (en)
Other versions
IT9019694A1 (it
IT9019694A0 (it
Inventor
Paolo Cappelletti
Bruno Vajana
Silvia Lucherini
Original Assignee
St Microelectrics Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by St Microelectrics Srl filed Critical St Microelectrics Srl
Priority to IT19694A priority Critical patent/IT1239707B/it
Publication of IT9019694A0 publication Critical patent/IT9019694A0/it
Priority to EP91200496A priority patent/EP0451883B1/en
Priority to DE69133178T priority patent/DE69133178D1/de
Priority to US07/668,873 priority patent/US5328863A/en
Priority to JP3048173A priority patent/JPH05259412A/ja
Publication of IT9019694A1 publication Critical patent/IT9019694A1/it
Application granted granted Critical
Publication of IT1239707B publication Critical patent/IT1239707B/it
Priority to US08/210,595 priority patent/US5732012A/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H10B20/27—ROM only
    • H10B20/30—ROM only having the source region and the drain region on the same level, e.g. lateral transistors
    • H10B20/38—Doping programmed, e.g. mask ROM
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H10B20/27—ROM only
    • H10B20/30—ROM only having the source region and the drain region on the same level, e.g. lateral transistors
    • H10B20/38—Doping programmed, e.g. mask ROM
    • H10B20/383—Channel doping programmed
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H10B20/27—ROM only
    • H10B20/30—ROM only having the source region and the drain region on the same level, e.g. lateral transistors
    • H10B20/38—Doping programmed, e.g. mask ROM
    • H10B20/387—Source region or drain region doping programmed
IT19694A 1990-03-15 1990-03-15 Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain IT1239707B (it)

Priority Applications (6)

Application Number Priority Date Filing Date Title
IT19694A IT1239707B (it) 1990-03-15 1990-03-15 Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain
EP91200496A EP0451883B1 (en) 1990-03-15 1991-03-07 Process for the accomplishment of an ROM memory cell having a low drain capacity and a corresponding ROM memory cell
DE69133178T DE69133178D1 (de) 1990-03-15 1991-03-07 Verfahren zur Fertigung einer ROM-Speicherzelle mit einer niedrigen Drainkapazität und eine entsprechende ROM-Speicherzelle
US07/668,873 US5328863A (en) 1990-03-15 1991-03-13 Process for manufacturing a ROM cell with low drain capacitance
JP3048173A JPH05259412A (ja) 1990-03-15 1991-03-13 低ドレイン容量のｒｏｍ記憶セルの製造方法
US08/210,595 US5732012A (en) 1990-03-15 1994-03-17 Rom cell with reduced drain capacitance

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT19694A IT1239707B (it) 1990-03-15 1990-03-15 Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain

Publications (3)

Publication Number Publication Date
IT9019694A0 IT9019694A0 (it) 1990-03-15
IT9019694A1 IT9019694A1 (it) 1991-09-15
IT1239707B true IT1239707B (it) 1993-11-15

Family

ID=11160444

Family Applications (1)

Application Number Title Priority Date Filing Date
IT19694A IT1239707B (it) 1990-03-15 1990-03-15 Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain

Country Status (5)

Country Link
US (2) US5328863A (it)
EP (1) EP0451883B1 (it)
JP (1) JPH05259412A (it)
DE (1) DE69133178D1 (it)
IT (1) IT1239707B (it)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1239707B (it) * 1990-03-15 1993-11-15 St Microelectrics Srl Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain
JP3202784B2 (ja) * 1992-04-13 2001-08-27 三菱電機株式会社 マスクｒｏｍ半導体装置およびその製造方法
EP0575688B1 (en) * 1992-06-26 1998-05-27 STMicroelectronics S.r.l. Programming of LDD-ROM cells
JP3221766B2 (ja) * 1993-04-23 2001-10-22 三菱電機株式会社 電界効果トランジスタの製造方法
US5526306A (en) * 1994-02-10 1996-06-11 Mega Chips Corporation Semiconductor memory device and method of fabricating the same
JP3337578B2 (ja) * 1994-11-29 2002-10-21 三菱電機システムエル・エス・アイ・デザイン株式会社 半導体装置およびその製造方法
US5790452A (en) * 1996-05-02 1998-08-04 Integrated Device Technology, Inc. Memory cell having asymmetrical source/drain pass transistors and method for operating same
US6027978A (en) * 1997-01-28 2000-02-22 Advanced Micro Devices, Inc. Method of making an IGFET with a non-uniform lateral doping profile in the channel region
DE69841732D1 (de) 1997-05-13 2010-08-05 St Microelectronics Srl Verfahren zur selektiven Herstellung von Salizid über aktiven Oberflächen von MOS-Vorrichtungen
JP5179692B2 (ja) * 2002-08-30 2013-04-10 富士通セミコンダクター株式会社 半導体記憶装置及びその製造方法

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4059826A (en) * 1975-12-29 1977-11-22 Texas Instruments Incorporated Semiconductor memory array with field effect transistors programmable by alteration of threshold voltage
US4225875A (en) * 1978-04-19 1980-09-30 Rca Corporation Short channel MOS devices and the method of manufacturing same
US4208780A (en) * 1978-08-03 1980-06-24 Rca Corporation Last-stage programming of semiconductor integrated circuits including selective removal of passivation layer
US4376947A (en) * 1979-09-04 1983-03-15 Texas Instruments Incorporated Electrically programmable floating gate semiconductor memory device
US4514897A (en) * 1979-09-04 1985-05-07 Texas Instruments Incorporated Electrically programmable floating gate semiconductor memory device
JPS583192A (ja) * 1981-06-30 1983-01-08 Fujitsu Ltd 読み出し専用メモリ
US4599118A (en) * 1981-12-30 1986-07-08 Mostek Corporation Method of making MOSFET by multiple implantations followed by a diffusion step
US5141890A (en) * 1982-02-01 1992-08-25 Texas Instruments Incorporated CMOS sidewall oxide-lightly doped drain process
JPS58148448A (ja) * 1982-03-01 1983-09-03 Nippon Denso Co Ltd 半導体ｒｏｍの製造方法
US4536944A (en) * 1982-12-29 1985-08-27 International Business Machines Corporation Method of making ROM/PLA semiconductor device by late stage personalization
JPH0626246B2 (ja) * 1983-06-17 1994-04-06 株式会社日立製作所 半導体メモリの製造方法
US4513494A (en) * 1983-07-19 1985-04-30 American Microsystems, Incorporated Late mask process for programming read only memories
US4698787A (en) * 1984-11-21 1987-10-06 Exel Microelectronics, Inc. Single transistor electrically programmable memory device and method
US4649638A (en) * 1985-04-17 1987-03-17 International Business Machines Corp. Construction of short-length electrode in semiconductor device
US4649629A (en) * 1985-07-29 1987-03-17 Thomson Components - Mostek Corp. Method of late programming a read only memory
US4956308A (en) * 1987-01-20 1990-09-11 Itt Corporation Method of making self-aligned field-effect transistor
IT1186430B (it) * 1985-12-12 1987-11-26 Sgs Microelettrica Spa Rpocedimento per la realizzazione di memorie a sola lettura in tecnologia nmos programmate mediante impiantazione ionica e memoria a sola lettura ottenuta mediante tale procedimento
US4805143A (en) * 1986-01-16 1989-02-14 Hitachi Ltd. Read-only memory
JPS6364361A (ja) * 1986-09-03 1988-03-22 Sharp Corp マスクｒｏｍの製造方法
US5024960A (en) * 1987-06-16 1991-06-18 Texas Instruments Incorporated Dual LDD submicron CMOS process for making low and high voltage transistors with common gate
US4852062A (en) * 1987-09-28 1989-07-25 Motorola, Inc. EPROM device using asymmetrical transistor characteristics
JPH02355A (ja) * 1987-12-15 1990-01-05 Seiko Epson Corp 半導体記憶装置
IT1217372B (it) * 1988-03-28 1990-03-22 Sgs Thomson Microelectronics Procedimento per la programmazione di memorie rom in tecnologia mos ecmos
JPH0748503B2 (ja) * 1988-11-29 1995-05-24 三菱電機株式会社 電界効果トランジスタの製造方法
US4874713A (en) * 1989-05-01 1989-10-17 Ncr Corporation Method of making asymmetrically optimized CMOS field effect transistors
JPH0821687B2 (ja) * 1989-05-31 1996-03-04 富士通株式会社 半導体装置及びその製造方法
EP0416141A1 (de) * 1989-09-04 1991-03-13 Siemens Aktiengesellschaft Verfahren zur Herstellung eines FET mit asymmetrisch angeordnetem Gate-Bereich
IT1239707B (it) * 1990-03-15 1993-11-15 St Microelectrics Srl Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain
KR930000581B1 (ko) * 1990-04-04 1993-01-25 금성일렉트론 주식회사 자기 정렬된 캐패시터 콘택을 갖는 셀 제조방법 및 구조
US5032881A (en) * 1990-06-29 1991-07-16 National Semiconductor Corporation Asymmetric virtual ground EPROM cell and fabrication method
US5117389A (en) * 1990-09-05 1992-05-26 Macronix International Co., Ltd. Flat-cell read-only-memory integrated circuit
US5200802A (en) * 1991-05-24 1993-04-06 National Semiconductor Corporation Semiconductor ROM cell programmed using source mask

Also Published As

Publication number Publication date
IT9019694A1 (it) 1991-09-15
DE69133178D1 (de) 2003-01-30
IT9019694A0 (it) 1990-03-15
EP0451883A1 (en) 1991-10-16
JPH05259412A (ja) 1993-10-08
EP0451883B1 (en) 2002-12-18
US5328863A (en) 1994-07-12
US5732012A (en) 1998-03-24

Similar Documents

Publication Publication Date Title
DE69121760D1 (de) Halbleiterspeicherzelle
DE69328342T2 (de) Halbleiterspeicherzelle
BG97381A (bg) Еднобитова запомняща клетка
NO954747D0 (no) Spinncelle
ITUD930012A1 (it) Cassetta per la raccolta di materiale
IT9048239A0 (it) Condensatore impilato per una cella dram e metodo per fabbricarlo.
ITMI911655A1 (it) Profilo aerodinamico composto con aumentata capacita' di taglio
IT8922844A0 (it) Cella di memoria eprom non volatile a gate divisa e processo ad isolamento di campo autoallineato per l'ottenimento della cella suddetta
IT1242357B (it) Condensatore impilato di una cella dram e procedimento per questo.
IT1284656B1 (it) Cella elettrolitica
IT1239707B (it) Processo per la realizzazione di una cella di memoria rom a bassa capacita' di drain
DE3767729D1 (de) Assoziativspeicherzelle.
ITTO920223A1 (it) Elemento di commutazione di cella ad elevata velocita' di cifra in tecnologia cmos
IT1241011B (it) Cella elettrochimica acquosa
DE69124010D1 (de) Halbleiterspeicherzelle
DE69509851D1 (de) Kapazitätserzeugungsverfahren
BR9005674A (pt) Processo para preparar 5-amino-3-clorosulfonil-1,2,4-triazol
IT1199072B (it) Processo per l'addensamento di fango digerito
IT9048191A0 (it) "dispositivo di memoria a semi-coduttori con cella a condesantore impilato e procedimento per la sua fabbricazione"
IT1174473B (it) Procedimento per la produzione di polietelene di bassa densita'lineare
IT9019137A1 (it) Struttura di complesso per l'immagazzinamento e la rimozione di elementi di confezione unitari
KR920001726A (ko) 메모리 셀 제조방법
ES515715A0 (es) "perfeccionamientos en las maquinas cosechadoras de bayas y similares".
IT1201099B (it) Struttura di rete espansa di titanio di qualita' 2
IT9022348A1 (it) Processo per la preparazione di triazoli

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970329