HK59096A - Circuit arrangement for generating a clock signal - Google Patents
Circuit arrangement for generating a clock signalInfo
- Publication number
- HK59096A HK59096A HK59096A HK59096A HK59096A HK 59096 A HK59096 A HK 59096A HK 59096 A HK59096 A HK 59096A HK 59096 A HK59096 A HK 59096A HK 59096 A HK59096 A HK 59096A
- Authority
- HK
- Hong Kong
- Prior art keywords
- generating
- clock signal
- circuit arrangement
- frequency
- aid
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/05—Synchronising circuits with arrangements for extending range of synchronisation, e.g. by using switching between several time constants
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/44—Colour synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/06—Generation of synchronising signals
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronizing For Television (AREA)
- Television Systems (AREA)
- Color Television Systems (AREA)
- Television Signal Processing For Recording (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
Circuit arrangement for generating a clock signal which is rigidly locked to the line frequency, for decoding digitised television signals. The clock frequency is generated with the aid of a first PLL circuit which receives as reference frequency the reference frequency generated with the aid of a second PLL circuit, which is locked to the line frequency.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19863603621 DE3603621A1 (en) | 1986-02-06 | 1986-02-06 | CIRCUIT ARRANGEMENT FOR GENERATING A CLOCK SIGNAL |
Publications (1)
Publication Number | Publication Date |
---|---|
HK59096A true HK59096A (en) | 1996-04-12 |
Family
ID=6293490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
HK59096A HK59096A (en) | 1986-02-06 | 1996-04-03 | Circuit arrangement for generating a clock signal |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP0235573B1 (en) |
JP (1) | JPS62258571A (en) |
KR (1) | KR910006488B1 (en) |
AT (1) | ATE76547T1 (en) |
DE (2) | DE3603621A1 (en) |
ES (1) | ES2032759T3 (en) |
HK (1) | HK59096A (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA1318972C (en) * | 1989-09-25 | 1993-06-08 | Alain Tessier | Video overlay circuit |
JPH05207327A (en) * | 1992-01-27 | 1993-08-13 | Mitsubishi Electric Corp | Horizontal synchronizing circuit |
DE4316225C2 (en) * | 1993-05-14 | 2000-06-08 | Deutsche Telekom Ag | Method and arrangement for interference-free clock recovery on the receiver side for digital signals with constant bit rate |
KR100923220B1 (en) * | 2008-06-04 | 2009-10-27 | (주)골든칩스 | Apparatus for reduction of standby power of switching mode power supply |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES509061A0 (en) * | 1981-02-02 | 1983-06-16 | Rca Corp | IMPROVEMENTS INTRODUCED IN A DIGITAL TELEVISION SIGNALS TREATMENT FACILITY. |
JPS58170229A (en) * | 1982-03-31 | 1983-10-06 | Toshiba Corp | Frequency multiplication circuit |
US4463371A (en) * | 1982-05-28 | 1984-07-31 | Rca Corporation | Clock generation apparatus for a digital television system |
JPS6048684A (en) * | 1983-08-29 | 1985-03-16 | Fujitsu Ltd | Television signal discriminating system |
-
1986
- 1986-02-06 DE DE19863603621 patent/DE3603621A1/en not_active Withdrawn
-
1987
- 1987-01-28 EP EP87101158A patent/EP0235573B1/en not_active Expired - Lifetime
- 1987-01-28 DE DE8787101158T patent/DE3779147D1/en not_active Expired - Fee Related
- 1987-01-28 ES ES198787101158T patent/ES2032759T3/en not_active Expired - Lifetime
- 1987-01-28 AT AT87101158T patent/ATE76547T1/en not_active IP Right Cessation
- 1987-02-05 KR KR1019870000916A patent/KR910006488B1/en not_active IP Right Cessation
- 1987-02-06 JP JP62024912A patent/JPS62258571A/en active Granted
-
1996
- 1996-04-03 HK HK59096A patent/HK59096A/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
ATE76547T1 (en) | 1992-06-15 |
JPH0553434B2 (en) | 1993-08-10 |
EP0235573A1 (en) | 1987-09-09 |
DE3779147D1 (en) | 1992-06-25 |
DE3603621A1 (en) | 1987-08-13 |
KR910006488B1 (en) | 1991-08-26 |
EP0235573B1 (en) | 1992-05-20 |
ES2032759T3 (en) | 1993-03-01 |
KR870008464A (en) | 1987-09-26 |
JPS62258571A (en) | 1987-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0411207A3 (en) | Digital receiver operating at sub-nyquist sampling rate | |
NO852788L (en) | RECEIVER. | |
MY105140A (en) | Power conservation method and apparatus for a portion of a synchronous information signal. | |
ES2120877A1 (en) | Phase lock loop synchronization circuit and method | |
EP0345361A4 (en) | Infrared detector | |
EP0316543A3 (en) | Frequency synthesizer having digital phase detector with optimal steering and level-type lock indication | |
GB2202701B (en) | Clock signal generating circuit for television receiver | |
EP0316878A3 (en) | Pll circuit for generating output signal synchronized with input signal by switching frequency dividing ratio | |
EP0267035A3 (en) | Data smoother for a streaming cartridge tape drive | |
HK59096A (en) | Circuit arrangement for generating a clock signal | |
AU573042B2 (en) | Television receiver having character generator with non-line locked clock oscillator | |
ES8503913A1 (en) | Television receiver comprising a processing unit for stereophonic/twin sound signal generation. | |
EP0276932A3 (en) | Satellite receiver computer card | |
DE3570816D1 (en) | Arrangement for combining the output signals from a plurality of transmitters tuned to the same frequency | |
EP0246530A3 (en) | Decoding system of data signals | |
EP0005127A3 (en) | Improvement in systems of frequency translation of frequency-modulated signals | |
EP0351845A3 (en) | Fm audio record reproducing apparatus | |
FI883559A (en) | TELEVISIONSMOTTAGARE MED ETT AV EN MIKROPROCESSOR STYRT MANOEVERDON OCH MED EN KOPPLINGSNAETDEL. | |
GB2138606B (en) | Digital oscillator for generation of complex signals | |
EP0219604A3 (en) | Apparatus and method for producing signals related in phase to a clock signal | |
JPS53144217A (en) | Smapling clock reproducer | |
JPS6413820A (en) | Decoder for manchester code | |
EP0418641A3 (en) | Asynchronization device for a digital signal | |
JPS5620355A (en) | Clock signal forming circuit | |
ATA240884A (en) | TRANSMITTER CIRCUIT FOR GENERATING FREQUENCY MODULATED SIGNALS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PC | Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee) |