GB2342501A - Apparatus for baking a semiconductor wafer - Google Patents

Apparatus for baking a semiconductor wafer Download PDF

Info

Publication number
GB2342501A
GB2342501A GB9822000A GB9822000A GB2342501A GB 2342501 A GB2342501 A GB 2342501A GB 9822000 A GB9822000 A GB 9822000A GB 9822000 A GB9822000 A GB 9822000A GB 2342501 A GB2342501 A GB 2342501A
Authority
GB
United Kingdom
Prior art keywords
spacers
hot plate
wafer
spacer
end part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB9822000A
Other versions
GB2342501B (en
GB9822000D0 (en
Inventor
Yong-Guk Bae
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of GB9822000D0 publication Critical patent/GB9822000D0/en
Publication of GB2342501A publication Critical patent/GB2342501A/en
Application granted granted Critical
Publication of GB2342501B publication Critical patent/GB2342501B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67103Apparatus for thermal treatment mainly by conduction

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)

Abstract

The apparatus 10 comprises a hot plate 20 and a plurality of spacers 30 for supporting the wafer over the hot plate with variable separation between the wafer and the hot plate. Each spacer has an upper end part 40 abutting the wafer and a lower end part connected to the hot plate. The spacers may be screws, each having a corresponding threaded hole formed in the hot plate. The spacers may be smooth cylinders each sliding in a smooth walled hole passing through the hot plate, the cylinders being secured in place by perpendicular screws passing though the side walls of the hot plate. The spacers may additionally be provided with externally powered driving means.

Description

APPARATUS FOR BAKING A RESIST DEPOSITED ON A SEMICONDUCTOR WAFER Field of the Invention The present invention concerns an apparatus for baking a photosensitive resist deposited on a semiconductor wafer to transfer a circuit pattern.
Background of the Invention As the integration of the semiconductor device gets enhanced, it becomes more important to precisely apply photolithography. Particularly, the line width of the circuit pattern is required to have less than 0.25, um for a desirable high integration, which is not achieved by the conventional photolithography such as I-LINE. Such a fine line width is achieved by the development of the lithography such as DUV process (Deep Ultraviolet) employing KrF or ArF laser as the light source. Generally, the photo resist used in the DUV process is obtained by the chemical deposition. The chemically deposited resistor is illuminated with a DUV light source, cured by the post exposure bake (PEB) process to form a pattern. However, the chemically deposited resist contains components such as PAG (Photo Acid Generator), which are sensitive to temperature, activating H', so that it requires a uniform temperature in PEB process. The temperature uniformity critically affects the circuit line width formed in the wafer, so that, if the thermal stability of the baking apparatus is not secured, the tolerance of the circuit line width is not met in the light of the considerably decreased line width.
Referring to Figs. 1 and 2, the conventional hot plate assembly 200 comprises a hot plate 210, a plurality of spacers 220 and a plurality of screws 230. In baking operation, the semiconductor wafer 250 is loaded on the hot plate assembly 200. The hot plate 210 is mounted on the base of the baking apparatus (not shown), where there are also mounted a holding device such as a chuck for holding the semiconductor wafer through the hot plate 210. The spacers 220 are mounted on the hot plate 210 with the help of the screws 230 to support the semiconductor wafer 250 over the hot plate with a certain space between them. The semiconductor wafer 250 is supported at its edge by the screws 230 fixing the spacers 220 to the hot plate 210. In operation, although it would be deemed that the wafer 250 loaded in the hot plate assembly 200 be uniformly heated throughout the whole surface, the external air flowing into the baking apparatus when opening it tends to irregularly cool the wafer surface, so that it becomes hardly possible to uniformly heat the whole surface of the wafer.
Summary of the Invention It is an object of the present invention to provide an apparatus for baking a photosensitive resist deposited on a semiconductor wafer which may uniformly heat the resist throughout the whole surface so as to achieve the uniform circuit line width in photolithography process.
According to the present invention, an apparatus for baking a photosensitive resist deposited on a semiconductor wafer, comprises a hot plate for generating heat to bake the resist, a plurality of spacers for supporting the wafer to be spaced over the hot plate with variable distance, the spacers having the upper end part abutting with the edge of the wafer and the lower end part connected with the hot plate, and spacer movement means for raising or lowering the spacers to adjust the interval between the wafer and hot plate. Preferably, each of the spacers has a cylindrical form with peripherally spiral grooves connected with corresponding spirally grooved hole formed in the hot plate, and the spacer movement means includes a grip formed on the lower end part of each spacer. The grip is used to raise or lower the corresponding spacer by rotating.
According to one aspect of the present invention, the spacers may be connected with the hot plate to be displaced in sliding motion, and the spacer movement means includes a plurality of screws inserted into the side of the hot plate to respectively fix the spacers, so that the spacers may be raised or lowered through the sliding motion and fixed by the screws.
According to another aspect of the present invention, the spacers are connected with the hot plate to be displaced in sliding motion, and the spacer movement means includes a plurality of externally powered drivers for respectively driving the spacers and a controller for controlling the drivers to automatically control the position of the spacers. It is also preferable that each of the spacers further includes a stopper provided at the upper end to support the periphery of the wafer.
The present invention will now described more specifically with reference to the drawings attached only by way of examples.
Brief Description of the Attached Drawings Fig. 1 is a plane view for illustrating the hot plate of the conventional baking apparatus; Fig. 2 is a cross sectional view taken along line 2-2 in Fig. 1; Fig. 3 is a plane view for illustrating the hot plate of the baking apparatus according to an embodiment of the present invention ; Figs. 4A and 4B are cross sectional views taken along line 4a-4a in Fig. 3; Figs. 5A and 5B are views similar to Figs. 4A and 4B according to another embodiment of the present invention; and Fig. 6 is a view similar to Fig. 5B but with a mechanism for controlling the spacers according to a further embodiment of the present invention.
Detailed Description of the Preferred Embodiments Throughout the drawings are used same reference numerals to represent the corresponding parts. Referring to Figs. 3 to 4B, the hot plate assembly 10 according to the first embodiment comprises a hot plate 20, a plurality of spacers 30, a stopper 40 mounted on each spacer and a grip 50 formed on the lower end of each spacer. The semiconductor wafer 60 is supported on the spacers 30 to keep a certain interval from the hot plate 20 for heating the wafer. The spacers 30 are mounted on the hot plate 20 so as to support the edge of the wafer 60. The number and form of the spacers 30 may be properly determined as necessary. The spacers 30 are designed to change the height level to adjust the interval between the hot plate 20 and the wafer 60. Thus, if there occurs temperature variations in the wafer 60, for example, higher temperature in the left region of the wafer than in the right region in Fig. 3, it may be counterbalanced by lowering the spacer 30 supporting the right region. In performing photolithography process employing a negative or positive DUV photo resist, if the circuit line width of the right region of the wafer appears greater than the other regions, thus representing higher temperature than the other regions, the spacer supporting the right region is raised than the other spacers to increase the interval between the hot plate 20 and the wafer so as to reduce the amount of the heat transferred from the hot plate to the right region.
In the present embodiment, each of the spacers 30 has a cylindrical form with peripherally spiral grooves connected with corresponding spirally grooved hole 22 formed in the hot plate 20. In addition, on the lower end of each spacer is formed a grip 50, which is manually rotated by the user to raise or lower the spacer 30. The surface of the grip is knurled to prevent manual slip. The upper end of the spacer is provided with a stopper 40 to stably support the periphery of the wafer 60 and prevent displacement thereof.
In the second embodiment of the present invention as shown in Figs. 5A and 5B, the hot plate assembly 70 also includes the hot plate 20, spacers 30 and stoppers 40. The spacers 30 may be connected with the hot plate 20 through the corresponding holes 78 formed therein so as to be displaced in sliding motion. In addition, a plurality of fixing screws 76 are inserted into corresponding screw holes 74 formed in the side of the hot plate 20 to respectively fix the spacers 30, so that the spacers 30 may be raised or lowered to suitable levels through the sliding motion and fixed thereto by the screws 76.
Likewise, the hot plate assembly 90 of the third embodiment as shown in Fig. 6 includes the hot plate 20, spacers 30 and stoppers 40. The spacers 30 are connected with the hot plate 20 as in the previous embodiment. But, in the present embodiment, the spacers 30 are displaced by an automatic controller receiving data input by the user. To this end, the hot plate assembly 90 includes a plurality of externally powered drivers or cylinders 92 for respectively driving the spacers 30 and a controller 94 for controlling the drivers 92 to automatically control the position of the spacers 30. Thus, if there occur line width variations in the circuit pattern throughout the surface of the wafer, the operator inputs data to the controller 94 to control the cylinders 92 so that the spacers 30 may be properly displaced to counterbalance the temperature variations causing the line width variations throughout the whole surface of the wafer. As described above, the invention may well be applied to an apparatus for baking a photosensitive resist deposited on a semiconductor wafer especially to achieve the circuit pattern line width of less than 0.25, hum.
While the present invention has been described in specific embodiments accompanied by the attached drawings, it will be apparent to those skilled in the art that various changes and modifications may be made without departing the gist of the present invention.

Claims (6)

WHAT IS CLAIMED IS:
1. An apparatus for baking a photosensitive resist deposited on a semiconductor wafer, comprising : a hot plate for generating heat to bake said resist; a plurality of spacers for supporting said wafer to be spaced over said hot plate with variable distance, said spacers having the upper end part abutting with the edge of said wafer and the lower end part connected with said hot plate; and spacer movement means for raising or lowering said spacers to adjust the interval between said wafer and hot plate.
2. An apparatus as defined in Claim 1, wherein each of said spacers has a cylindrical form with peripherally spiral grooves connected with corresponding spirally grooved hole formed in said hot plate, and said spacer movement means includes a grip formed on said lower end part of each spacer, said grip being used to raise or lower the corresponding spacer by rotating.
3. An apparatus as defined in Claim 1, wherein said spacers are connected with said hot plate to be displaced in sliding motion, and said spacer movement means includes a plurality of screws inserted into the side of said hot plate to respectively fix said spacers, so that said spacers may be raised or lowered through said sliding motion and fixed by said screws.
4. An apparatus as defined in Claim 1, wherein said spacers are connected with said hot plate to be displaced in sliding motion, and said spacer movement means includes a plurality of externally powered drivers for respectively driving said spacers and a controller for controlling said drivers to automatically control the position of said spacers.
5. An apparatus as defined in one of Claims 1 to 4, wherein each of said spacers further includes a stopper provided at the upper end to support the periphery of said wafer.
6. An apparatus substantially as herein described with reference to the accompanying drawings.
GB9822000A 1997-10-24 1998-10-08 Apparatus for baking a resist deposited on a semiconductor wafer Expired - Fee Related GB2342501B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970054864A KR100275723B1 (en) 1997-10-24 1997-10-24 Oven with hot plate capable of controlling height of spacer

Publications (3)

Publication Number Publication Date
GB9822000D0 GB9822000D0 (en) 1998-12-02
GB2342501A true GB2342501A (en) 2000-04-12
GB2342501B GB2342501B (en) 2001-01-03

Family

ID=19523364

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9822000A Expired - Fee Related GB2342501B (en) 1997-10-24 1998-10-08 Apparatus for baking a resist deposited on a semiconductor wafer

Country Status (3)

Country Link
KR (1) KR100275723B1 (en)
GB (1) GB2342501B (en)
TW (1) TW436890B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100638584B1 (en) * 2005-08-01 2006-10-27 삼성전자주식회사 Device of heating a wafer and method of setting the device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2137414A (en) * 1983-03-28 1984-10-03 Silicon Valley Group Wafer transporting centring and heating
US5226056A (en) * 1989-01-10 1993-07-06 Nihon Shinku Gijutsu Kabushiki Kaisha Plasma ashing method and apparatus therefor
US5431700A (en) * 1994-03-30 1995-07-11 Fsi International, Inc. Vertical multi-process bake/chill apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2137414A (en) * 1983-03-28 1984-10-03 Silicon Valley Group Wafer transporting centring and heating
US5226056A (en) * 1989-01-10 1993-07-06 Nihon Shinku Gijutsu Kabushiki Kaisha Plasma ashing method and apparatus therefor
US5431700A (en) * 1994-03-30 1995-07-11 Fsi International, Inc. Vertical multi-process bake/chill apparatus

Also Published As

Publication number Publication date
GB2342501B (en) 2001-01-03
KR100275723B1 (en) 2001-01-15
GB9822000D0 (en) 1998-12-02
KR19990033495A (en) 1999-05-15
TW436890B (en) 2001-05-28

Similar Documents

Publication Publication Date Title
US5738165A (en) Substrate holding apparatus
US4548688A (en) Hardening of photoresist
NL2002016C2 (en) Exposure apparatus and method for photolithography process.
CA1109315A (en) Photographic processing controlled by developer temperature
US4583840A (en) Exposure apparatus
GB2342501A (en) Apparatus for baking a semiconductor wafer
JPH056850A (en) Aligner
JPH1055951A (en) Baking device and method
JPS5817446A (en) Projection exposing method and its device
JP2005322930A (en) Method for conducting dynamic dosage adaptation in lithography projector and lithography projector
JP3144069B2 (en) Projection exposure apparatus and method for manufacturing semiconductor device using the same
KR102336818B1 (en) Additional exposure device and pattern formation
JP5184767B2 (en) Exposure equipment
US6483068B2 (en) Apparatus for hard baking photoresist pattern
JP2008112980A (en) Device and method of heating semiconductor wafer with improved temperature uniformity
US6441349B1 (en) System for facilitating uniform heating temperature of photoresist
KR20000075415A (en) Bake oven system for heating uniformly semiconductor wafer
JP2004119570A (en) Exposure setting method, exposure method and aligner using the same
JPH06110135A (en) Method and device for automatically adjusting lens for automatic photograph printing and developing machine
Yapici et al. UV LED lithography with digitally tunable exposure dose
NL2007477A (en) Method of optimizing a lithographic process, device manufacturing method, lithographic apparatus, computer program product and simulation apparatus.
JP2007193154A (en) Exposure device, exposure method and method for producing display panel substrate
KR20000045387A (en) Exposure system
EP1295311A1 (en) System for uniformly heating photoresist
KR19990081516A (en) Bake Equipment for Semiconductor Device Manufacturing

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20021008