GB1533576A - Computer systems - Google Patents
Computer systemsInfo
- Publication number
- GB1533576A GB1533576A GB3913075A GB3913075A GB1533576A GB 1533576 A GB1533576 A GB 1533576A GB 3913075 A GB3913075 A GB 3913075A GB 3913075 A GB3913075 A GB 3913075A GB 1533576 A GB1533576 A GB 1533576A
- Authority
- GB
- United Kingdom
- Prior art keywords
- slave
- master
- highway
- mother board
- slaves
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
- G06F13/378—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a parallel poll method
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Microcomputers (AREA)
Abstract
1533576 Data transmission COMPUTER TECHNOLOGY Ltd 22 Sept 1976 [24 Sept 1975] 39130/75 Heading H4P Transfer of data from m master logic devices to s slave logic devices takes place through a highway constituted by s groups of m conducting paths. As described in relation to a computer system, the highway is provided by a printed circuit board 1 (the mother board), which is associated with daugher boards 2 carrying masters 3 and slaves 4. Each master can communicate with each slave, and the priority of each master is uniquely determined by the mother board as is the slave port address of each slave. Further, the mother board, through its highway, always carries information as to the status of all the slaves to all the masters and an addressed slave can lock-on to an instructing master whilst appearing busy to all others.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB3913075A GB1533576A (en) | 1975-09-24 | 1975-09-24 | Computer systems |
JP51113784A JPS5240039A (en) | 1975-09-24 | 1976-09-24 | Information transfer device and computer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB3913075A GB1533576A (en) | 1975-09-24 | 1975-09-24 | Computer systems |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1533576A true GB1533576A (en) | 1978-11-29 |
Family
ID=10407802
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB3913075A Expired GB1533576A (en) | 1975-09-24 | 1975-09-24 | Computer systems |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPS5240039A (en) |
GB (1) | GB1533576A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1980001628A1 (en) * | 1979-01-31 | 1980-08-07 | Techn Marketing Inc | A multi-layered back plane for a computer system |
EP0015054A1 (en) * | 1979-01-17 | 1980-09-03 | Fanuc Ltd. | Bus connection systems |
EP1425593A1 (en) * | 2001-09-14 | 2004-06-09 | Rambus Inc. | Built-in self-testing of multilevel signal interfaces |
-
1975
- 1975-09-24 GB GB3913075A patent/GB1533576A/en not_active Expired
-
1976
- 1976-09-24 JP JP51113784A patent/JPS5240039A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0015054A1 (en) * | 1979-01-17 | 1980-09-03 | Fanuc Ltd. | Bus connection systems |
WO1980001628A1 (en) * | 1979-01-31 | 1980-08-07 | Techn Marketing Inc | A multi-layered back plane for a computer system |
EP1425593A1 (en) * | 2001-09-14 | 2004-06-09 | Rambus Inc. | Built-in self-testing of multilevel signal interfaces |
EP1425593A4 (en) * | 2001-09-14 | 2005-01-12 | Rambus Inc | Built-in self-testing of multilevel signal interfaces |
Also Published As
Publication number | Publication date |
---|---|
JPS5240039A (en) | 1977-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU589815B2 (en) | Bus interface circuit for digital data processor | |
CA1017547A (en) | Process for producing computer circuits utilizing printed circuit boards | |
GB1062234A (en) | Data transmission system | |
ES8201379A1 (en) | Rapid message transmission system between computers | |
KR860008498A (en) | In-device bus service system (機器 內 bus 利 用 system) | |
GB1357028A (en) | Data exchanges system | |
GB1533576A (en) | Computer systems | |
KR890000980A (en) | Bus Adapter Units for Digital Data Processing Systems | |
KR890007168A (en) | Data transfer bus for profile and / or dimensional measurement systems | |
ES8201329A1 (en) | Data processing apparatus having a pair of units interconnected in a master/slave relationship. | |
GB1460038A (en) | Digital data-processing apparatus | |
JPS56155464A (en) | Computer connector | |
KR840000385B1 (en) | Bus connection system | |
FI883032A0 (en) | DATATRANSMISSIONSSYSTEM FOER TRAFIKSIGNALANLAEGGNINGAR. | |
KR850005639A (en) | MULTIBUS INTELLIGENT SERIAL COMMUNICATION BOARD DUAL PORT MEMORY CONTROL LOGIC ON MULTIBUS INTELLIGENT SERIAL COMMUNICATION BOARD | |
JPS5475941A (en) | Control system for memory unit | |
DE68920085D1 (en) | Telephone system with intercommunication on a two-wire line. | |
JPS5396605A (en) | Data transmission system | |
FR2412122A1 (en) | Interconnection for microprocessors controlling complex system - uses microprocessors split into two groups with one connected to lines and other to columns of interconnection matrix | |
JPS52131401A (en) | Parallel data transmission unit | |
Sobolewski | Polling | |
KR910001570A (en) | Bus method for controlling multiple slaves | |
JPS5488749A (en) | Information processor | |
JPS5643850A (en) | Intermultiplexer communication control system | |
JPS5447402A (en) | Loop back system for loop-type data transmission system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |