GB1491047A - Self-checking data processing system - Google Patents
Self-checking data processing systemInfo
- Publication number
- GB1491047A GB1491047A GB5304874A GB5304874A GB1491047A GB 1491047 A GB1491047 A GB 1491047A GB 5304874 A GB5304874 A GB 5304874A GB 5304874 A GB5304874 A GB 5304874A GB 1491047 A GB1491047 A GB 1491047A
- Authority
- GB
- United Kingdom
- Prior art keywords
- cpu
- ioc
- master
- sub
- control store
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
- G06F11/2736—Tester hardware, i.e. output processing circuits using a dedicated service processor for test
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
1491047 Verifying apparatus HONEYWELL INFORMATION SYSTEMS Inc 9 Dec 1974 [10 Dec 1973 (3)] 53048/74 Heading G4A A self verifying data processing system comprises two sub-systems (preferably the control apparatus of the central processing unit and the input/output controller), each including circuitry for controlling the operation of the subsystems and exercising both sub-systems and fault detection circuitry for detecting faults during exercising. As described each sub-system is provided with a control store memory storing a set of instructions (loaded from, e.g. a cassette), a subcommand generator translating instructions into control signals and an integrity check collection apparatus identifying an error condition and transferring information to a diagnostic message register. A diagnostic direct register can also be used to examine results of signal processing. Manual data may be introduced via a maintenance panel interface. A data bus links the two sub-systems to permit transfer of data. Three modes of operation are possible (1) normal operation by the sub-system's own control centre; (2) one control centre in master state controlling the other sub-system in slave state and (3) instructions extracted from the control store of one sub-system in master state for application to both sub-systems. Testing takes place in three stages. Stage 1 (Figs. 9-10, not shown).-Segments are successfully loaded in the IOC control store, any error in loading resulting in a retry, after 10 unsuccessful retries a halt being called. Otherwise a control store scan is effected followed by internal verification of the IOC basic master logic, an error in either resulting in a master error termination. When all the segments have been loaded and no errors detected a normal termination is effected. A similar process is then effected on the CPU. Stage 2 (Figs. 11-14, not shown).-Segments are again loaded into the IOC control store and providing no load or scan errors occur the IOC diagnoses the CPU master and extended master apparatus (which includes the control store array, control store addressing logic, main adder and verification apparatus), the control store of the CPU being successively loaded with segments, a halt being called if loading after retries is still unsuccessful and a IOC slave-error terminate occurring if a CPU error is found. The CPU then tests the IOC master in a similar manner. The CPU non-master apparatus (logic circuitry) is then tested by the IOC master apparatus followed by testing of the IOC non- master apparatus by the CPU master. Stage 3 (Figs. 15-17, not shown).-The CPU control store is again loaded and provided no loading or scan errors are detected the main memory diagnosis is effected. This is followed by testing of the buffer store. Finally the CPU/ IOC interactive apparatus is tested, the CPU and IOC acting under the control of the CPU.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US42364873A | 1973-12-10 | 1973-12-10 | |
US423647A US3916178A (en) | 1973-12-10 | 1973-12-10 | Apparatus and method for two controller diagnostic and verification procedures in a data processing unit |
US423023A US3916177A (en) | 1973-12-10 | 1973-12-10 | Remote entry diagnostic and verification procedure apparatus for a data processing unit |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1491047A true GB1491047A (en) | 1977-11-09 |
Family
ID=27411390
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB5304874A Expired GB1491047A (en) | 1973-12-10 | 1974-12-09 | Self-checking data processing system |
Country Status (6)
Country | Link |
---|---|
AU (1) | AU498929B2 (en) |
CA (1) | CA1031463A (en) |
DE (1) | DE2458070A1 (en) |
FR (1) | FR2254063B1 (en) |
GB (1) | GB1491047A (en) |
IT (1) | IT1024358B (en) |
-
1974
- 1974-12-06 AU AU76152/74A patent/AU498929B2/en not_active Expired
- 1974-12-06 IT IT5441574A patent/IT1024358B/en active
- 1974-12-07 DE DE19742458070 patent/DE2458070A1/en not_active Withdrawn
- 1974-12-09 GB GB5304874A patent/GB1491047A/en not_active Expired
- 1974-12-09 FR FR7440306A patent/FR2254063B1/fr not_active Expired
- 1974-12-10 CA CA215,599A patent/CA1031463A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
FR2254063A1 (en) | 1975-07-04 |
CA1031463A (en) | 1978-05-16 |
IT1024358B (en) | 1978-06-20 |
FR2254063B1 (en) | 1978-07-13 |
AU7615274A (en) | 1976-06-10 |
AU498929B2 (en) | 1979-03-29 |
DE2458070A1 (en) | 1975-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5701409A (en) | Error generation circuit for testing a digital bus | |
US4327408A (en) | Controller device with diagnostic capability for use in interfacing a central processing unit with a peripheral storage device | |
US4315311A (en) | Diagnostic system for a data processing system | |
JPS648382B2 (en) | ||
JPS60144851A (en) | Channel controller | |
KR940001146B1 (en) | System for checking comparision check function of information processing apparatus | |
JPS58225453A (en) | Error detecting system of diagnosing circuit | |
US3814920A (en) | Employing variable clock rate | |
GB1491047A (en) | Self-checking data processing system | |
EP0158774B1 (en) | Data processing system with an improved storage testing device | |
JP2806856B2 (en) | Diagnostic device for error detection and correction circuit | |
JPH08278924A (en) | Adapter diagnostic system | |
JPS62260234A (en) | Trouble diagnosing device | |
JP2605781B2 (en) | Automatic diagnostic device for parity circuit | |
JPS6051136B2 (en) | Data error detection method | |
JPS6027054B2 (en) | Input/output control method | |
KR100279584B1 (en) | Self-diagnosis device of main memory | |
SU640298A1 (en) | System for checking information input-output arrangement | |
JPS6161427B2 (en) | ||
JPS583111A (en) | Diagnostic system for magnetic recorder | |
JPS6134647A (en) | Image memory diagnosing system | |
JP2871966B2 (en) | Fault detection circuit inspection system | |
JPS60173647A (en) | Detecting system of error generating part of information processing unit | |
JP3071846B2 (en) | Parity error detection method and parity error detection circuit | |
JPH01311332A (en) | Error check system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |