GB1475471A - Floating point apparatus and techniques - Google Patents
Floating point apparatus and techniquesInfo
- Publication number
- GB1475471A GB1475471A GB141475A GB141475A GB1475471A GB 1475471 A GB1475471 A GB 1475471A GB 141475 A GB141475 A GB 141475A GB 141475 A GB141475 A GB 141475A GB 1475471 A GB1475471 A GB 1475471A
- Authority
- GB
- United Kingdom
- Prior art keywords
- floating point
- registers
- mantissa
- register
- hexadecimal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
- G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
- Executing Machine-Instructions (AREA)
Abstract
1475471 Floating point arithmetic unit DATA GENERAL CORP 13 Jan 1975 [21 Jan 1974] 1414/75 Heading G4A In a floating point processor, Fig. 1, the mantissas of first and second floating point operands A, B obtained in hexadecimal form from the memory bus of a central processing unit (not shown) are loaded into 56-bit registers 23, 24 respectively, the absolute value of the difference of their exponents being calculated by an exponent logic unit 26 whose output is fed to a hexadecimal sealer 27 to shift the appropriate mantissa the required number of hexadecimal digit positions so that the exponents become equalized. The hexadecimal sealer 27, as shown in detail in Fig. 2, comprises two groups of fourteen 4-bit registers A 1 -A 14 , B 1 -B 14 (and stages MQ 1 -MQ 14 of an intermediate register 22 holding the exponent and mantissa), the least significant bit positions of registers A, B and MQ being connected via multiplexers 28<SP>1</SP> to sealer 27 whose outputs are coupled to respective shift inputs of the registers A, B and MQ. The arrangement is such that a hexadecimal digit in any one of registers A, B and MQ can be transferred to any digit position of the same, or another, register in four clock pulses, the amount of left or right shift being determined by a scale code input to sealer 27. Normalization, i.e. the production of an oper- and in one of the A or B registers whose most significant digit is non-zero, may also be effected in a single step by use of a scale code value (representing the position of the first non- zero digit) produced by a mantissa logic unit 33. Floating point instructions are initially received from the memory bus by an instruction buffer 11 and thence pass to timing control and logic circuitry 13 if no floating point instruction is currently being processed. If no floating point error (division by zero, mantissa overflow &c.) is detected by a controller 39, a floating point operand is fetched from main memory by circuitry 13 and stored in register 22. The mantissa of the corresponding operand is then loaded into the A register and checked by a shift encoder 34 to see if it is all zeros; if it is the entire register is cleared since the operand is zero. Registers 23, 24 have their contents respectively left and right shifted by one bit position each time they are loaded from mantissa logic unit 33, to aid in multiplication and division operations. Either single or double precision operands may be processed.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US43538374A | 1974-01-21 | 1974-01-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1475471A true GB1475471A (en) | 1977-06-01 |
Family
ID=23728162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB141475A Expired GB1475471A (en) | 1974-01-21 | 1975-01-13 | Floating point apparatus and techniques |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS50108847A (en) |
CA (1) | CA1015065A (en) |
DE (1) | DE2501985A1 (en) |
FR (1) | FR2258666B3 (en) |
GB (1) | GB1475471A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19623465A1 (en) * | 1995-10-16 | 1997-04-24 | Mitsubishi Electric Corp | Floating point normalisation circuit |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4161784A (en) * | 1978-01-05 | 1979-07-17 | Honeywell Information Systems, Inc. | Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operands |
WO1998006029A1 (en) * | 1996-08-07 | 1998-02-12 | Valery Yakovlevich Gorshtein | Apparatus and methods for execution of computer instructions |
US5844830A (en) * | 1996-08-07 | 1998-12-01 | Sun Microsystems, Inc. | Executing computer instrucrions by circuits having different latencies |
-
1975
- 1975-01-13 GB GB141475A patent/GB1475471A/en not_active Expired
- 1975-01-13 CA CA217,805A patent/CA1015065A/en not_active Expired
- 1975-01-18 DE DE19752501985 patent/DE2501985A1/en active Pending
- 1975-01-20 FR FR7502652A patent/FR2258666B3/fr not_active Expired
- 1975-01-21 JP JP50009197A patent/JPS50108847A/ja active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19623465A1 (en) * | 1995-10-16 | 1997-04-24 | Mitsubishi Electric Corp | Floating point normalisation circuit |
DE19623465C2 (en) * | 1995-10-16 | 1998-05-20 | Mitsubishi Electric Corp | Normalization circuit of a floating point calculator |
Also Published As
Publication number | Publication date |
---|---|
CA1015065A (en) | 1977-08-02 |
FR2258666B3 (en) | 1977-10-21 |
JPS50108847A (en) | 1975-08-27 |
FR2258666A1 (en) | 1975-08-18 |
DE2501985A1 (en) | 1975-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4785421A (en) | Normalizing circuit | |
US5184318A (en) | Rectangular array signed digit multiplier | |
JP3418460B2 (en) | Double precision division circuit and method | |
US4276607A (en) | Multiplier circuit which detects and skips over trailing zeros | |
GB1531919A (en) | Arithmetic units | |
GB2239536A (en) | Binary division of signed operands | |
EP0234495B1 (en) | Arithmetic circuit capable of executing floating point operations and fixed point operations | |
US5144576A (en) | Signed digit multiplier | |
JPH0250492B2 (en) | ||
GB2120426A (en) | Operation processing apparatus | |
GB1312791A (en) | Arithmetic and logical units | |
GB1475471A (en) | Floating point apparatus and techniques | |
GB1061545A (en) | Arithmetic section | |
US4441159A (en) | Digital adder circuit for binary-coded numbers of radix other than a power of two | |
JPS63123125A (en) | Floating point adder | |
US3937941A (en) | Method and apparatus for packed BCD sign arithmetic employing a two's complement binary adder | |
JPH0346024A (en) | Floating point computing element | |
US3293420A (en) | Computer with compatible multiplication and division | |
US3460095A (en) | Method of using an arithmetic calculator and calculating machine for utilizing said method | |
GB1203730A (en) | Binary arithmetic unit | |
GB1220839A (en) | Logic circuits | |
GB1114503A (en) | Improvements in or relating to data handling apparatus | |
SU1339550A1 (en) | Device for rounding off sum and difference of binary-coded numbers with floating point | |
SU842789A1 (en) | Microprocessor section | |
SU370605A1 (en) | DEVICE FOR READING |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |