FR2957191B1 - ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME - Google Patents

ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME

Info

Publication number
FR2957191B1
FR2957191B1 FR1051551A FR1051551A FR2957191B1 FR 2957191 B1 FR2957191 B1 FR 2957191B1 FR 1051551 A FR1051551 A FR 1051551A FR 1051551 A FR1051551 A FR 1051551A FR 2957191 B1 FR2957191 B1 FR 2957191B1
Authority
FR
France
Prior art keywords
recess
substrate
wire
support structure
integrated circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1051551A
Other languages
French (fr)
Other versions
FR2957191A1 (en
Inventor
Stephane Renard
Joel Collet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tronics Microsystems SA
Original Assignee
Tronics Microsystems SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tronics Microsystems SA filed Critical Tronics Microsystems SA
Priority to FR1051551A priority Critical patent/FR2957191B1/en
Publication of FR2957191A1 publication Critical patent/FR2957191A1/en
Application granted granted Critical
Publication of FR2957191B1 publication Critical patent/FR2957191B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4046—Through-connections; Vertical interconnect access [VIA] connections using auxiliary conductive elements, e.g. metallic spheres, eyelets, pieces of wire

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Micromachines (AREA)

Abstract

The method involves forming conductive plugs on upper and lower faces of a substrate (1) i.e. wafer. A backplate is integrated with one of the plugs. A recess (6) traversing thickness of the substrate, is formed. A conductive wire (4) is formed inside the recess, where the wire connects the plugs. The recess is filled with insulating material (5) to electrically insulate the wire from the substrate. A portion of conductive wire is removed from the recess. An electric contact point (23) is deposited on the upper face at the level of the wire. The backplate is removed. An independent claim is also included for an integrated circuit interconnection support structure comprising a substrate.
FR1051551A 2010-03-04 2010-03-04 ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME Active FR2957191B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR1051551A FR2957191B1 (en) 2010-03-04 2010-03-04 ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1051551A FR2957191B1 (en) 2010-03-04 2010-03-04 ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME

Publications (2)

Publication Number Publication Date
FR2957191A1 FR2957191A1 (en) 2011-09-09
FR2957191B1 true FR2957191B1 (en) 2012-12-28

Family

ID=42735655

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1051551A Active FR2957191B1 (en) 2010-03-04 2010-03-04 ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME

Country Status (1)

Country Link
FR (1) FR2957191B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4071615B2 (en) * 2002-12-20 2008-04-02 株式会社フジクラ Method for forming through electrode and substrate with through electrode
US7442641B2 (en) * 2004-05-12 2008-10-28 Kulicke And Soffa Industries, Inc. Integrated ball and via package and formation process
JP4767004B2 (en) * 2005-11-30 2011-09-07 パナソニック株式会社 Method for forming printed circuit board conduction
US7659612B2 (en) * 2006-04-24 2010-02-09 Micron Technology, Inc. Semiconductor components having encapsulated through wire interconnects (TWI)
US20090127667A1 (en) * 2007-11-21 2009-05-21 Powertech Technology Inc. Semiconductor chip device having through-silicon-via (TSV) and its fabrication method
JP2009135221A (en) * 2007-11-29 2009-06-18 Shinko Electric Ind Co Ltd Multilayer wiring board and method of manufacturing the same, and semiconductor device
JP5511155B2 (en) * 2008-06-25 2014-06-04 パナソニック株式会社 Interposer substrate and manufacturing method thereof

Also Published As

Publication number Publication date
FR2957191A1 (en) 2011-09-09

Similar Documents

Publication Publication Date Title
ATE439683T1 (en) CIRCUIT ARRANGEMENT WITH CONNECTION DEVICE AND PRODUCTION METHOD THEREOF
TWI535352B (en) Electronic component embedded substrate and manufacturing method thereof
TWI522026B (en) Substrate having electronic component embedded therein and method of manufacturing the same
JP2012060115A5 (en)
TW200731889A (en) Method of fabricating substrate with embedded component therein
EP2259307A3 (en) Electronic device, conductive compositon, metal filling apparatus, and electronic decive manufacturing method
JP2012068627A5 (en) Method for manufacturing semiconductor device
TW200721365A (en) Support structures for semiconductor devices
ATE532126T1 (en) TOUCH SURFACE WITH INSULATING LAYER
ITMI20130965A1 (en) PROCEDURE FOR THE MANUFACTURE OF A COMPONENT ELEMENT WITH A THROUGH ELECTRIC CONTACT
JP2014508426A5 (en)
TW200601485A (en) Semiconductor device substrate with wmbedded capacitor
GB201202436D0 (en) Early entry
JP2011249718A5 (en)
JP2018074134A5 (en)
JP2010219513A5 (en)
HK1100463A1 (en) Method of manufacturing a transparent element including transparent electrodes
TW200733310A (en) Phase change memory device and method of fabricating the same
JP2014503124A5 (en)
GB2466163A (en) Semiconductor structure comprising an electrically conductive feature and method of forming a semiconductor structure
FR2957191B1 (en) ELECTRIC INTERCONNECTION SUPPORT STRUCTURE FOR INTEGRATED CIRCUITS, AND METHOD FOR MANUFACTURING SAME
TWI256681B (en) Substrate having microstrip line structure, semiconductor device having microstrip line structure, and manufacturing method of substrate having microstrip line structure
FR2965659B1 (en) METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT
KR101922870B1 (en) Common mode filter
JP2013106015A (en) Semiconductor device and manufacturing method of the same

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 9

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12

PLFP Fee payment

Year of fee payment: 13

PLFP Fee payment

Year of fee payment: 14

PLFP Fee payment

Year of fee payment: 15