FR2846790B1 - Dispositif pour la determination de la version de masque utilisee pour chaque couche metal d'un circuit integre - Google Patents
Dispositif pour la determination de la version de masque utilisee pour chaque couche metal d'un circuit integreInfo
- Publication number
- FR2846790B1 FR2846790B1 FR0213651A FR0213651A FR2846790B1 FR 2846790 B1 FR2846790 B1 FR 2846790B1 FR 0213651 A FR0213651 A FR 0213651A FR 0213651 A FR0213651 A FR 0213651A FR 2846790 B1 FR2846790 B1 FR 2846790B1
- Authority
- FR
- France
- Prior art keywords
- metal layer
- mask
- metal3
- integrated circuit
- source voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/38—Masks having auxiliary features, e.g. special coatings or marks for alignment or testing; Preparation thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54433—Marks applied to semiconductor devices or parts containing identification or tracking information
- H01L2223/5444—Marks applied to semiconductor devices or parts containing identification or tracking information for electrical read out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0213651A FR2846790B1 (fr) | 2002-10-31 | 2002-10-31 | Dispositif pour la determination de la version de masque utilisee pour chaque couche metal d'un circuit integre |
US10/699,613 US7120886B2 (en) | 2002-10-31 | 2003-10-30 | Device for determining the mask version utilized for each metal layer of an integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0213651A FR2846790B1 (fr) | 2002-10-31 | 2002-10-31 | Dispositif pour la determination de la version de masque utilisee pour chaque couche metal d'un circuit integre |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2846790A1 FR2846790A1 (fr) | 2004-05-07 |
FR2846790B1 true FR2846790B1 (fr) | 2005-10-28 |
Family
ID=32104350
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR0213651A Expired - Fee Related FR2846790B1 (fr) | 2002-10-31 | 2002-10-31 | Dispositif pour la determination de la version de masque utilisee pour chaque couche metal d'un circuit integre |
Country Status (2)
Country | Link |
---|---|
US (1) | US7120886B2 (fr) |
FR (1) | FR2846790B1 (fr) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI315479B (en) * | 2006-09-18 | 2009-10-01 | Novatek Microelectronics Corp | Apparatus and method of expressing circuit version identification |
JP2008078363A (ja) * | 2006-09-21 | 2008-04-03 | Matsushita Electric Ind Co Ltd | 可変経路配線セル、半導体集積回路およびその設計方法ならびに可変経路配線セルの形成方法 |
TW201140786A (en) * | 2010-05-14 | 2011-11-16 | Realtek Semiconductor Corp | Layout structure and version control circuit for integrated circuit |
WO2013048628A1 (fr) * | 2011-09-29 | 2013-04-04 | Rambus Inc. | Structure permettant de distribuer de l'énergie |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5459355A (en) * | 1992-12-09 | 1995-10-17 | Intel Corporation | Multiple layer programmable layout for version identification |
US5654588A (en) * | 1993-07-23 | 1997-08-05 | Motorola Inc. | Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure |
US5399505A (en) * | 1993-07-23 | 1995-03-21 | Motorola, Inc. | Method and apparatus for performing wafer level testing of integrated circuit dice |
US5594273A (en) * | 1993-07-23 | 1997-01-14 | Motorola Inc. | Apparatus for performing wafer-level testing of integrated circuits where test pads lie within integrated circuit die but overly no active circuitry for improved yield |
US5644144A (en) * | 1994-09-23 | 1997-07-01 | Advanced Micro Devices, Inc. | Device and method for programming a logic level within an integrated circuit using multiple mask layers |
US5787012A (en) * | 1995-11-17 | 1998-07-28 | Sun Microsystems, Inc. | Integrated circuit with identification signal writing circuitry distributed on multiple metal layers |
US5895962A (en) * | 1996-06-13 | 1999-04-20 | Micron Technology, Inc. | Structure and a method for storing information in a semiconductor device |
US6194738B1 (en) * | 1996-06-13 | 2001-02-27 | Micron Technology, Inc. | Method and apparatus for storage of test results within an integrated circuit |
JP3770724B2 (ja) * | 1998-02-09 | 2006-04-26 | 株式会社リコー | 半導体集積回路装置のマスクパターン検証装置 |
US6268228B1 (en) * | 1999-01-27 | 2001-07-31 | International Business Machines Corporation | Electrical mask identification of memory modules |
US6530074B1 (en) * | 1999-11-23 | 2003-03-04 | Agere Systems Inc. | Apparatus for verification of IC mask sets |
DE19958906A1 (de) * | 1999-12-07 | 2001-07-05 | Infineon Technologies Ag | Herstellung von integrierten Schaltungen |
US6629239B1 (en) * | 2000-04-07 | 2003-09-30 | Sun Microsystems, Inc. | System and method for unpacking and merging bits of a data world in accordance with bits of a mask word |
TW466658B (en) * | 2000-06-28 | 2001-12-01 | Mosel Vitelic Inc | Method to form the identification device of mask ROM |
US7120884B2 (en) * | 2000-12-29 | 2006-10-10 | Cypress Semiconductor Corporation | Mask revision ID code circuit |
JP2003023091A (ja) * | 2001-07-10 | 2003-01-24 | Mitsubishi Electric Corp | バージョン管理回路およびその製造方法 |
US6559544B1 (en) * | 2002-03-28 | 2003-05-06 | Alan Roth | Programmable interconnect for semiconductor devices |
US20040064801A1 (en) * | 2002-09-30 | 2004-04-01 | Texas Instruments Incorporated | Design techniques enabling storing of bit values which can change when the design changes |
-
2002
- 2002-10-31 FR FR0213651A patent/FR2846790B1/fr not_active Expired - Fee Related
-
2003
- 2003-10-30 US US10/699,613 patent/US7120886B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US7120886B2 (en) | 2006-10-10 |
US20040143805A1 (en) | 2004-07-22 |
FR2846790A1 (fr) | 2004-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6674177B2 (en) | Apparatus for implementing selected functionality on an integrated circuit device | |
TW332900B (en) | The semiconductor device and producing method | |
EP1198003A4 (fr) | Dispositif a semi-conducteur, procede de fabrication, carte de circuit, et dispositif electronique | |
ATE181166T1 (de) | Chipmodul | |
KR890017777A (ko) | 반도체 집적회로의 자동배선방법 | |
TW200614498A (en) | An electrically programmable polysilicon fuse with multiple level resistance and programming | |
FR2846790B1 (fr) | Dispositif pour la determination de la version de masque utilisee pour chaque couche metal d'un circuit integre | |
JPS621247A (ja) | 半導体装置の製造方法 | |
UA55555C2 (uk) | Напівпровідниковий чіп із захисним покриттям | |
KR850002679A (ko) | 대규모 집적회로 실장의 다중신호 경로 분배 시스템 | |
DE60229737D1 (de) | Modifizierte, sich wiederholende zellenvergleichstechnik für integrierte schaltungen | |
DE60141242D1 (de) | Halbleitervorrichtung mit sicherungen und verfahren zu deren herstellung | |
US6638793B1 (en) | Methodology to pack standard staggered bond input-output buffer into linear input-output buffer | |
JP2642901B2 (ja) | 集積回路における設計オプションを選択するための装置 | |
ATE389920T1 (de) | Folienbatterie mit integriertem bauelement zur verwendung in einer chipkarte | |
US6100747A (en) | Device for selecting design options in an integrated circuit | |
JPS601863A (ja) | 読み出し専用メモリ | |
ATE277385T1 (de) | Elektronischer chip für einen tragbaren gegenstand | |
JPH07183320A (ja) | ボンディングワイヤ接続構造及びボンディングワイヤ接続方法 | |
KR960006713A (ko) | 칩 탑재기관 모듈 및 실패칩 보수방법 | |
KR960035938A (ko) | 웨이퍼 레벨 번인 및 테스트 방법 | |
EP0933716A3 (fr) | Méthode de conception de routage entre des blocs de circuits pour égaliser des charactéristiques de blocs de circuits et circuit intégré connu par cette méthode | |
KR920005314A (ko) | 반도체 장치 및 그 제조 방법 | |
KR890005870A (ko) | 웨이퍼스케일 집적회로 | |
JPH04120771A (ja) | マスタースライス方式集積回路装置用遅延セル |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |
Effective date: 20070629 |