FR2791471B1 - METHOD FOR MANUFACTURING INTEGRATED CIRCUIT CHIPS - Google Patents
METHOD FOR MANUFACTURING INTEGRATED CIRCUIT CHIPSInfo
- Publication number
- FR2791471B1 FR2791471B1 FR9903536A FR9903536A FR2791471B1 FR 2791471 B1 FR2791471 B1 FR 2791471B1 FR 9903536 A FR9903536 A FR 9903536A FR 9903536 A FR9903536 A FR 9903536A FR 2791471 B1 FR2791471 B1 FR 2791471B1
- Authority
- FR
- France
- Prior art keywords
- integrated circuit
- circuit chips
- manufacturing integrated
- manufacturing
- chips
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C43/00—Compression moulding, i.e. applying external pressure to flow the moulding material; Apparatus therefor
- B29C43/32—Component parts, details or accessories; Auxiliary operations
- B29C43/58—Measuring, controlling or regulating
- B29C2043/5825—Measuring, controlling or regulating dimensions or shape, e.g. size, thickness
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9903536A FR2791471B1 (en) | 1999-03-22 | 1999-03-22 | METHOD FOR MANUFACTURING INTEGRATED CIRCUIT CHIPS |
PCT/FR2000/000546 WO2000057467A1 (en) | 1999-03-22 | 2000-03-03 | Method for making integrated circuit chips |
AU31719/00A AU3171900A (en) | 1999-03-22 | 2000-03-03 | Method for making integrated circuit chips |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9903536A FR2791471B1 (en) | 1999-03-22 | 1999-03-22 | METHOD FOR MANUFACTURING INTEGRATED CIRCUIT CHIPS |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2791471A1 FR2791471A1 (en) | 2000-09-29 |
FR2791471B1 true FR2791471B1 (en) | 2002-01-25 |
Family
ID=9543483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR9903536A Expired - Fee Related FR2791471B1 (en) | 1999-03-22 | 1999-03-22 | METHOD FOR MANUFACTURING INTEGRATED CIRCUIT CHIPS |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU3171900A (en) |
FR (1) | FR2791471B1 (en) |
WO (1) | WO2000057467A1 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2817656B1 (en) * | 2000-12-05 | 2003-09-26 | Gemplus Card Int | ELECTRICAL INSULATION OF GROUPED MICROCIRCUITS BEFORE UNIT BONDING |
DE10151657C1 (en) * | 2001-08-02 | 2003-02-06 | Fraunhofer Ges Forschung | Process for assembling a chip with contacts on a substrate comprises applying adhesion agent points and an adhesive mark, joining the chip and the substrate, and allowing the adhesives to harden |
FR2843830A1 (en) * | 2002-08-26 | 2004-02-27 | Commissariat Energie Atomique | Lining support for the collective electrochemical lining of conducting tracks and electrical testing before or after lining during the fabrication of electronic chips and electromechanical structures |
FR2843828A1 (en) * | 2002-08-26 | 2004-02-27 | Commissariat Energie Atomique | Support and selective coating procedure for conductive tracks e.g. on 'bio-chips', comprises using a polarization voltage shift system to select tracks |
FR2843742B1 (en) | 2002-08-26 | 2005-10-14 | Commissariat Energie Atomique | MICROSTRUCTURE WITH FUNCTIONALIZED SURFACE BY LOCALIZED DEPOSITION OF A THIN LAYER AND METHOD OF MANUFACTURING THE SAME |
FR3103809B1 (en) * | 2019-11-29 | 2022-05-27 | Saint Gobain | Process for obtaining glazing provided with electrically conductive patterns |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0051165A1 (en) * | 1980-11-03 | 1982-05-12 | BURROUGHS CORPORATION (a Michigan corporation) | Repairable IC package with thermoplastic chip attach |
GB2179001A (en) * | 1985-08-16 | 1987-02-25 | Burr Brown Corp | Method of bonding using paste or non-dry film adhesives |
US4793883A (en) * | 1986-07-14 | 1988-12-27 | National Starch And Chemical Corporation | Method of bonding a semiconductor chip to a substrate |
EP0736225A1 (en) * | 1994-10-20 | 1996-10-09 | National Semiconductor Corporation | Method of attaching integrated circuit dies by rolling adhesives onto semiconductor wafers |
JPH113909A (en) * | 1997-06-11 | 1999-01-06 | Nitto Denko Corp | Flip chip member, sheet-like sealing material, and semiconductor device and its manufacture |
-
1999
- 1999-03-22 FR FR9903536A patent/FR2791471B1/en not_active Expired - Fee Related
-
2000
- 2000-03-03 AU AU31719/00A patent/AU3171900A/en not_active Abandoned
- 2000-03-03 WO PCT/FR2000/000546 patent/WO2000057467A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
FR2791471A1 (en) | 2000-09-29 |
AU3171900A (en) | 2000-10-09 |
WO2000057467A1 (en) | 2000-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69943120D1 (en) | Integrated semiconductor circuit | |
DE69927658D1 (en) | Integrated semiconductor circuit | |
GB2362508B (en) | Semiconductor integrated circuit fabrication | |
EP0973191A4 (en) | Method for manufacturing semiconductor integrated circuit device | |
SG87191A1 (en) | Method for manufacturing semiconductor chips | |
FR2825834B1 (en) | METHOD FOR MANUFACTURING A SEMICONDUCTOR DISSIVE | |
FR2851373B1 (en) | METHOD FOR MANUFACTURING AN INTEGRATED ELECTRONIC CIRCUIT INCORPORATING CAVITIES | |
AU2003236002A8 (en) | Method for manufacturing semiconductor chip | |
FR2788375B1 (en) | INTEGRATED CIRCUIT CHIP PROTECTION METHOD | |
NO20006133L (en) | Electronic semiconductor component | |
DE60135728D1 (en) | Integrated semiconductor circuit | |
SG77721A1 (en) | A semiconductor integrated circuit device an a method of manufacturing the same | |
DE60025067D1 (en) | CMOS semiconductor integrated circuit | |
DE69930586D1 (en) | Integrated semiconductor memory circuit | |
DE69920486D1 (en) | SEMICONDUCTOR CIRCUIT | |
FR2841381B1 (en) | INTEGRATED SEMICONDUCTOR CIRCUIT AND CIRCUIT MANUFACTURING METHOD | |
AU2003291315A8 (en) | Split manufacturing method for semiconductor circuits | |
FR2776796B1 (en) | METHOD FOR MANUFACTURING CHIP CARDS | |
DE60221625D1 (en) | Integrated semiconductor circuit | |
FR2791471B1 (en) | METHOD FOR MANUFACTURING INTEGRATED CIRCUIT CHIPS | |
DE60042381D1 (en) | Integrated semiconductor circuit arrangement | |
SG89410A1 (en) | Manufacturing method of semiconductor integrated circuit device | |
FR2832852B1 (en) | METHOD FOR MANUFACTURING AN ELECTRONIC COMPONENT INCORPORATING AN INDUCTIVE MICRO-COMPONENT | |
FR2780552B1 (en) | METHOD FOR POLISHING WAFERS OF INTEGRATED CIRCUITS | |
FR2736208B1 (en) | METHOD FOR MANUFACTURING INTEGRATED CIRCUITS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
ST | Notification of lapse |
Effective date: 20091130 |